



Notes:

- 1. ANSI/IEEE 802.3 PHY configured for 100 Mbps full duplex operation with no negotiation.
- 2. Remove R18 to enable all modes with auto-negotiation.
- 3. U7 internal 1.2V regulator enabled.

Ethernet and RS-485 I/O TITLE: dcp6 Document Number: REV: Date: 6/7/2012 18:59:55 UTC Sheet: 1/6

(C) Copyright 2010 John B. Stephensen





3. Install 16-pin flash at U5 or 8-pin flash at U6.


Flash Memory


TITLE: dcp6


Document Number: REV:

Date: 6/7/2012 18:59:55 UTC Sheet: 3/6

(C) Copyright 2010 John B. Stephensen








2. Install R55 and R56 only if TPS79401 substituted for TPS79418.

(C) Copyright 2010 John B. Stephensen

Power		
TITLE: dcp6		
Document Number:		REV:
Date: 6/7/2012 18:59:55 UTC	Sheet: 5	5/6



Notes:

- 1. Install U9, R34, C56, C57, C58 and C62 for internal clock.
- 2. Install C67, R40 and J6 for external clock.
- 3. Install R36, R42, J8 and J15 for clock output.
- 4. Install C60, C61, J16, R37, R38, R39, R41 and U12 to allow reference input for internal clock.

(C) Copyright 2010 John B. Stephensen

Clock and JTAG TITLE: dcp6 Document Number: REV: Date: 6/7/2012 18:59:55 UTC Sheet: 6/6