

## HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

#### **FEATURES**


- Low-Voltage Differential 50- $\Omega$  Line Drivers and Receivers
- Typical Signaling Rates of 500 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50- $\Omega$  Load
- Valid Output With as Little as 50-mV Input Voltage Difference
- Propagation Delay Times
  - Driver: 1.7 ns Typical
  - Receiver: 3.7 ns Typical
- Power Dissipation at 200 MHz
  - Driver: 50 mW TypicalReceiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Driver Is High Impedance When Disabled or With V<sub>CC</sub> < 1.5 V</li>
- Receiver Has Open-Circuit Failsafe

#### DESCRIPTION


SN65LVDM179. The SN65LVDM180. SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve high signaling rates. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a 50- $\Omega$  load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling techniques is point-to-point half duplex, baseband data transmission over a controlled impedance media of approximately 100  $\Omega$  characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.


#### SN65LVDM179D (Marked as DM179 or LVM179) SN65LVDM179DGK (Marked as M79) (TOP VIEW)




#### SN65LVDM180D (Marked as LVDM180) SN65LVDM180PW (Marked as LVDM180) (TOP VIEW)



#### SN65LVDM050D (Marked as LVDM050) SN65LVDM050PW (Marked as LVDM050) (TOP VIEW)



#### SN65LVDM051D (Marked as LVDM051) SN65LVDM051PW (Marked as LVDM051) (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are characterized for operation from -40°C to 85°C.

#### **AVAILABLE OPTIONS**

		PACKAGE				
T <sub>A</sub>	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)			
	SN65LVDM050D	_	SN65LVDM050PW			
40°C to 05°C	SN65LVDM051D	_	SN65LVDM051PW			
–40°C to 85°C	SN65LVDM179D	SN65LVDM179DGK	_			
	SN65LVDM180D	_	SN65LVDM180PW			

#### **FUNCTION TABLES**

#### **SN65LVDM179 RECEIVER**

INPUTS	OUTPUT <sup>(1)</sup>
$V_{ID} = V_A - V_B$	R
$V_{ID} \ge 50 \text{ mV}$	Н
50 MV < V <sub>ID</sub> < 50 mV	?
V <sub>ID</sub> ≤ −50 mV	L
Open	Н

(1) H = high level, L = low level, ? = indeterminate

#### SN65LVDM179 DRIVER

INPUT <sup>(1)</sup>	OUTPUTS <sup>(1)</sup>		
D	Y	Z	
L	L	Н	
Н	Н	L	
Open	L	Н	

(1) H = high level, L = low level

#### SN65LVDM180, SN65LVDM050, and SN65LVDM051 RECEIVER

INPUTS <sup>(1)</sup>	INPUTS <sup>(1)</sup>	
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 50 \text{ mV}$	L	Н
50 MV < V <sub>ID</sub> < 50 mV	L	?
$V_{ID} \le -50 \text{ mV}$	L	Г
Open	L	Н
X	Н	Z

(1) H = high level, L = low level, Z = high impedance, X = don't care




#### SN65LVDM180, SN65LVDM050, and SN65LVDM051 DRIVER

INPUTS <sup>(1)</sup>		OUTP	UTS <sup>(1)</sup>
D	DE	Υ	Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
X	L	Z	Z

(1) H = high level, L = low level, Z = high impedance, X = don't care

#### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**





#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
$V_{CC}$	Supply voltage range (2)		–0.5 V to 4 V
	Voltage range  Electrostatic discharge  Continuous power diss	D, R, DE, RE	–0.5 V to 6 V
	voltage range	Y, Z, A, and B	–0.5 V to 4 V
	Floatractatic discharge	Y, Z, A, B , and GND <sup>(3)</sup>	CLass 3, A:12 kV, B:600 V
	Electrostatic discharge	All	Class 3, A:7 kV, B:500 V
	Continuous power dissipation		See Dissipation Rating Table
	Storage temperature rang	je	-65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>(1)</sup>	T <sub>A</sub> = 85°C POWER RATING
D(8)	635 mW	5.1 mW/°C	330 mW
D(14)	987 mW	7.9 mW/°C	513 mW
D(16)	1110 mW	8.9 mW/°C	577 mW
DGK	424 mW	3.4 mW/°C	220 mW
PW (14)	736 mW	5.9 mW/°C	383 mW
PW (16)	839 mW	6.7 mW/°C	437 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
Vo	Driver output voltage	0		2.4	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$ V_{ID} $	Magnitude of differential input voltage	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage (see Figure 6)	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{1D} }{2}$	٧
			V <sub>CC</sub> -0.8		
$T_A$	Operating free-air temperature	40	85		°C

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with MIL-STD-883C Method 3015.7.



#### **DEVICE ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		SN65LVDM179	No receiver load, driver $R_L = 50 \Omega$		10	15	mA
			Driver and receiver enabled, no receiver load, driver $R_L = 50 \; \Omega$		10	15	
	SN65LVDM180	Driver enabled, receiver disabled, $R_L = 50 \Omega$		9	13	mA	
		Driver disabled, receiver enabled, no load		1.7	5		
			Disabled		0.5	2	
I <sub>CC</sub>	Supply current		Drivers and receivers enabled, no receiver loads, driver $R_{L}$ = 50 $\Omega$		19	27	
		SN65LVDM050	Drivers enabled, receivers disabled, $R_L$ = 50 $\Omega$		16	24	mA
			Drivers disabled, receivers enabled, no loads		4	6	
			Disabled		0.5	1	
		SN65LVDM051	Drivers enabled, no receiver loads, driver $R_L$ = 50 $\Omega$		19	27	mA
		SINUSEV DIVIOST	Drivers disabled, no loads		4	6	IIIA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.

#### DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage m	agnitude		247	340	454	
$\Delta  V_{OD} $	Change in differential output between logic states	voltage magnitude	$R_L$ = 50 Ω, See Figure 1 and Figure 2	-50 <sup>(1)</sup>		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode	output voltage		1.125	1.2	1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state com voltage between logic states	•	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode	e output voltage			50	150	mV
	High lovel input ourrent	DE	V 5.V	-20	-0.5		
I <sub>IH</sub>	High-level input current	D	V <sub>IH</sub> = 5 V		2	20	μA
	Low lovel input current	DE	V <sub>II</sub> = 0.8 V	-10	-0.5		
I <sub>IL</sub>	Low-level input current	D	V <sub>IL</sub> = 0.8 V		2	10	μA
	Chart aircuit autaut aurrant		$V_{OY}$ or $V_{OZ} = 0 V$		7	10	A
I <sub>OS</sub>	Short-circuit output current		V <sub>OD</sub> = 0 V		7	10	mA
I <sub>OZ</sub>	High-impedance output curre	ent	V <sub>O</sub> = 0 V or 2.4 V, other output at 1.2 V, DE AT 0.8 V	-47		47	μΑ
I <sub>O(OFF)</sub>	Power-off output current		$V_{CC}$ = 0 V, $V_{O}$ = 0 V or 2.4 V, other output at 1.2 V, DE AT 0.8 V	-47		47	μΑ
C <sub>IN</sub>	Input capacitance				3		pF

<sup>(1)</sup> The algebraic convention in which the least positive (most negative) value is designated minimum is used in this datasheet.



#### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold	Con Figure F and Table 1			50	m\/
V <sub>IT-</sub>	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-50			mV
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
	Input ourrent (A or D inpute)	V <sub>I</sub> = 0	-20	-11		
11	Input current (A or B inputs)	V <sub>I</sub> = 2.4 V		-3	-1.2	μΑ
I <sub>I(OFF)</sub>	Power-off input current (A or B inputs)	V <sub>CC</sub> = 0	-20		20	μA
I <sub>IH</sub>	High-level input current (enables)	V <sub>IH</sub> = 5 V			10	μA
I <sub>IL</sub>	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			10	μΑ
I <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 or 5 V	-10		10	μΑ
Cı	Input capacitance			5		pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

#### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP(1)	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		1.7	2.7	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1.7	2.7	ns
t <sub>r</sub>	Differential output signal rise time	$R_L = 50\Omega$ ,	0.6	1	ns
t <sub>f</sub>	Differential output signal fall time	$C_1 = 10 pF$	0.6	1	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )	See Figure 6	250		ps
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(2)</sup>		100		ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>			1	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output		6	10	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	Soo Figure 7	6	10	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	See Figure 7	4	10	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output		5	10	ns

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

<sup>(2)</sup>  $t_{sk(o)}$  is the maximum delay time difference between drivers on the same device.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



#### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP(	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		3.7	4.5	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 10 pF, See Figure 6	3.7	4.5	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )		0.1		ns
t <sub>sk(o)</sub>	Channel-to-channel output skew		0.2		ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>			1	ns
t <sub>r</sub>	Output signal rise time	C 40 a F Caa Figure C	0.7	1.5	ns
t <sub>f</sub>	Output signal fall time	- C <sub>L</sub> = 10 pF, See Figure 6	0.9	1.5	ns
t <sub>PZH</sub>	Propagation delay time, high-level-to-high-impedance output		2.5		ns
t <sub>PZL</sub>	Propagation delay time, low-level-to-low-impedance output	Coo Figure 7	2.5		ns
t <sub>PHZ</sub>	Propagation delay time, high-impedance-to-high-level output	See Figure 7	7		ns
t <sub>PLZ</sub>	Propagation delay time, low-impedance-to-high-level output		4		ns

- (1) All typical values are at 25°C and with a 3.3-V supply.
- (2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

#### PARAMETER MEASUREMENT INFORMATION

#### **DRIVER**





Figure 1. Driver Voltage and Current Definitions




#### PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



#### PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm$  10 ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions



## PARAMETER MEASUREMENT INFORMATION (continued)

#### **RECEIVER**






Figure 5. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON-MODE INPUT VOLTAGE (V)		
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.225	1.175	50	1.2		
1.175	1.225	<b>–</b> 50	1.2		
2.375	2.325	50	2.35		
2.325	2.375	<b>–</b> 50	2.35		
0.05	0	50	0.05		
0	0.05	<b>–</b> 50	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		








A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 6. Timing Test Circuit and Waveforms





NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.







Figure 7. Enable/Disable Time Test Circuit and Waveforms



#### TYPICAL CHARACTERISTICS









**RECEIVER** 

DRIVER HIGH-LEVEL OUTPUT VOLTAGE







#### **TYPICAL CHARACTERISTICS (continued)**

# DRIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 12.

#### RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME VS FREE-AIR TEMPERATURE




Figure 14.

#### DRIVER LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 13.

#### RECEIVER LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs




Figure 15.



#### **APPLICATION INFORMATION**

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 16. Data Transmission Distance Versus Rate

#### **FAIL SAFE**

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and within its recommended input common-mode voltage range. Tl's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 17. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 17. Open-Circuit Fail Safe of the LVDS Receiver

# SN65LVDM179, SN65LVDM180 SN65LVDM050, SN65LVDM051

SLLS324F-DECEMBER 1998-REVISED MARCH 2003



It is only under these conditions that the output of the receiver is valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, R<sub>t</sub>, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.







#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDM050D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM050PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM051PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM179DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

17-Apr-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDM180DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDM180PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



# D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated