
SN74LVC1G3157-Q1 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

SCES463D-JUNE 2003-REVISED SEPTEMBER 2006

FEATURES

- Qualification in Accordance
 With AEC-Q100 (1)
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 1.65-V to 5.5-V V_{CC} Operation
- Contact factory for details. Q100 qualification data available on request.

- Useful for Both Analog and Digital Applications
- Specified Break-Before-Make Switching
- Rail-to-Rail Signal Handling
- · High Degree of Linearity
- High Speed, Typically 0.5 ns (V_{CC} = 3 V, C_I = 50 pF)
- Low On-State Resistance, Typically ≈6 Ω (V_{CC} = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single-pole double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G3157 can handle both analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

ORDERING INFORMATION

| T _A | PACKAGE | <u>=</u> (1) | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|--------------------|--------------|-----------------------|------------------|--|
| –40°C to 125°C | SOT (SOT-23) – DBV | Reel of 3000 | 1P1G3157QDBVRQ1 | CC50 | |
| -40°C to 125°C | SOT (SC-70) - DCK | Reel of 3000 | 1P1G3157QDCKRQ1 | C50 | |

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


| CONTROL INPUTS | ON CHANNEL |
|-------------------|---------------|
| L | B1 |
| Н | B2 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--|------|----------------|--------|
| V_{CC} | Supply voltage range ⁽²⁾ | -0.5 | 6.5 | V | |
| V_{IN} | Control input voltage range (2)(3) | | -0.5 | 6.5 | V |
| $V_{I/O}$ | Switch I/O voltage range (2)(3)(4)(5) | | -0.5 | $V_{CC} + 0.5$ | V |
| I _{IK} | Control input clamp current | V _{IN} < 0 | | -50 | mA |
| I _{IOK} | I/O port diode current | V _{I/O} < 0 | | -50 | mA |
| I _{I/O} | On-state switch current | $V_{I/O} = 0 \text{ to } V_{CC}^{(6)}$ | | ±128 | mA |
| | Continuous current through V _{CC} or GND | • | | ±100 | mA |
| 0 | Dealers thermal impedance (7) | DBV package | | 165 | °C /// |
| θ_{JA} | Package thermal impedance ⁽⁷⁾ | DCK package | | 258 | °C/W |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltages are with respect to ground, unless otherwise specified.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- This value is limited to 5.5 V maximum.
- V_{l} , V_{O} , V_{A} , and V_{Bn} are used to denote specific conditions for $V_{l/O}$. I_{l} , I_{O} , I_{A} , and I_{Bn} are used to denote specific conditions for $I_{l/O}$.
- The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVC1G3157-Q1 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

SCES463D-JUNE 2003-REVISED SEPTEMBER 2006

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|---|--|----------------------|----------------------|--------|
| V _{CC} | | 1.65 | 5.5 | V | |
| $V_{I/O}$ | | | 0 | V _{CC} | ٧ |
| V_{IN} | | | 0 | 5.5 | ٧ |
| V _{IH} | High-level input voltage, control input | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | $V_{CC} \times 0.75$ | | V |
| | V _{CC} | $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ | $V_{CC} \times 0.7$ | | V |
| V _{IL} | Low-level input voltage, control input | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | $V_{CC} \times 0.25$ | V |
| VIL | Low-level input voltage, control input $V_{CC} = 2.3 \text{ V to } 5$ | $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ | | $V_{CC}\times 0.3$ | V |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | 20 | |
| A+/A>/ | Input transition rise/fall time | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 20 | ns/V |
| Δt/Δv | input transition rise/rail time | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | 10 | 115/ V |
| | | | 10 | | |
| T _A | | | -40 | 125 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVC1G3157-Q1 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

SCES463D-JUNE 2003-REVISED SEPTEMBER 2006



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TES | ST CONDITIONS | v _{cc} | MIN TYP(| MAX | UNIT | |
|---------------------------------|---|------------------|---|---------------------------------|---|--------------------|-----------|-------------------------|----|
| | | | | $V_I = 0 V,$ $V_I = 1.65 V,$ | $I_O = 4 \text{ mA}$ $I_O = -4 \text{ mA}$ | 1.65 V | 11 15 | 20 50 | |
| | | | | $V_I = 0 V$, | $I_O = 8 \text{ mA}$ | 2.3 V | 8 | 12 | Ω |
| | | | See Figure 1 | $V_{I} = 2.3 V,$ | $I_O = -8 \text{ mA}$ | | 11 | 30 | |
| r _{on} | On-state switch resistance | e ⁽²⁾ | and Figure 2 | $V_I = 0 V$, | I _O = 24 mA | 3 V | 7 | 9.5 | |
| | | | | $V_I = 3 V$, | $I_O = -24 \text{ mA}$ | | 9 | 20 | |
| | | | | $V_I = 0 V$, | | - | 6 | 7.5 | |
| | | | | $V_1 = 2.4 V$, | $I_O = -30 \text{ mA}$ | 4.5 V | 7 | 12 | |
| | | | | $V_I = 4.5$, | $I_{O} = -30 \text{ mA}$ | | 7 | 15 | |
| | | | | | $I_A = -4 \text{ mA}$ | 1.65 V | | 140 | |
| r _{range} | On-state switch resistance | е | $0 \le V_{Bn} \le V_{CC}$ | | $I_A = -8 \text{ mA}$ | 2.3 V | | 45 | Ω |
| range | over signal range (2)(3) | | (see Figure 1 and | Figure 2) | $I_A = -24 \text{ mA}$ | 3 V | | 18 | |
| | | | | | $I_A = -30 \text{ mA}$ | 4.5 V | | 10 | |
| | | | | $V_{Bn} = 1.15 V,$ | $I_A = -4 \text{ mA}$ | 1.65 V | 0.5 | | |
| A = | Difference in on-state resistance between switches ^{(2) (4) (5)} | | See Figure 1 | $V_{Bn} = 1.6 V,$ | $I_A = -8 \text{ mA}$ | 2.3 V | 0.1 | | Ω |
| Δr_{on} | | | See rigule r | $V_{Bn} = 2.1 V,$ | $I_A = -24 \text{ mA}$ | 3 V | 0.1 | | |
| | | | | $V_{Bn} = 3.15 V,$ | $I_A = -30 \text{ mA}$ | 4.5 V | 0.1 | | |
| | On-state resistance flatness ⁽²⁾⁽⁴⁾⁽⁶⁾ | | $I_A = -4 \text{ mA}$ | | 1.65 V | 110 | | Ω | |
| _ | | | $I_A = -8 \text{ mA}$ | | | 2.3 V | 26 | | |
| r _{on(flat)} | | | $0 \le V_{Bn} \le V_{CC}$ $I_A = -24 \text{ mA}$ $I_A = -30 \text{ mA}$ | | 3 V | 9 | | | |
| | | | | | 4.5 V | 4 | | | |
| I _{off} ⁽⁷⁾ | Off-state switch leakage | current | $0 \le V_I, V_O \le V_{CC}$ (s | see Figure 3) | | 1.65 V to 5.5 V | ±0.0 5 | ±1 ±1 ⁽¹⁾ | μΑ |
| I _{S(on)} | On-state switch leakage | current | $V_I = V_{CC}$ or GND, | V _O = Open (see | Figure 4) | 5.5 V | | ±1 ±0.1(1) | μΑ |
| | | | | | | 0 V | | ±1 | |
| I _{IN} | Control input current | | $0 \le V_{IN} \le V_{CC}$ | | | to 5.5 V | ±0.0 5 | ±1 ⁽¹⁾ | μА |
| I _{CC} | Supply current | | $V_{IN} = V_{CC}$ or GND | | | 5.5 V | 1 | 10 | μΑ |
| ΔI_{CC} | Supply-current change | | $V_{IN} = V_{CC} - 0.6 \text{ V}$ | | | 5.5 V | | 500 | μΑ |
| C _{in} | Control input capacitance | S | | | | 5 V | 2.7 | | pF |
| C _{io(off)} | Switch input/output capacitance | Bn | | | | 5 V | 5.2 | | pF |
| C | Switch input/output | Bn | | | | 5 V | 17.3 | | pF |
| C _{io(on)} | capacitance | Α | | | | 5 V | 17.3 | | рΓ |

⁽¹⁾ $T_A = 25^{\circ}C$

⁽²⁾ Measured by the voltage drop between I/O pins at the indicated current through the switch. On-state resistance is determined by the lower of the voltages on the two (A or B) ports.

⁽³⁾ Specified by design

 ⁽⁴⁾ Δr_{on} = r_{on(max)} - r_{on(min)} measured at identical V_{CC}, temperature, and voltage levels
 (5) This parameter is characterized, but not tested in production.

Flatness is defined as the difference between the maximum and minimum values of on-state resistance over the specified range of conditions.

⁽⁷⁾ I_{off} is the same as $I_{\text{S(off)}}$ (off-state switch leakage current).

SN74LVC1G3157-Q1 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

SCES463D-JUNE 2003-REVISED SEPTEMBER 2006

Analog Switch Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | V _{cc} | TYP | UNIT |
|-----------------------------------|-----------------|----------------|---|-----------------|-------|-------|
| | | | | 1.65 V | 300 | |
| Frequency response | A or Bn | Bn or A | $R_L = 50 \Omega$, | 2.3 V | 300 | MHz |
| (switch on) ⁽¹⁾ | A OF BIT | BII OI A | f _{in} = sine wave (see Figure 6) | 3 V | 300 | IVI□∠ |
| | | | | 4.5 V | 300 | |
| | | | | 1.65 V | -54 | |
| Crosstalk | D4 D0 | D0 D4 | $R_L = 50 \Omega$, | 2.3 V | -54 | dB |
| (between switches) ⁽²⁾ | B1 or B2 | B2 or B1 | f _{in} = 10 MHz (sine wave) (see Figure 7) | 3 V | -54 | |
| | | | | 4.5 V | -54 | |
| | | Bn or A | | 1.65 V | -57 | dB |
| Feedthrough attenuation | A or Bn | | $C_L = 5 \text{ pF}, R_L = 50 \Omega,$ | 2.3 V | -57 | |
| (switch off)(2) | | BII OI A | f _{in} = 10 MHz (sine wave) (see Figure 8) | 3 V | -57 | |
| | | | | 4.5 V | -57 | |
| Change initiation (3) | | A | $C_L = 0.1 \text{ nF}, R_L = 1 \text{ M}\Omega$ | 3.3 V | 3 | -0 |
| Charge injection (3) | S | A | (see Figure 9) | 5 V | 7 | pC |
| | | | V 0.5.Vn n D 600.0 | 1.65 V | 0.1 | |
| Tatal barrasais distantias | | D A | $V_I = 0.5 \text{ Vp-p}, R_L = 600 \Omega,$ $f_{in} = 600 \text{ Hz to } 20 \text{ kHz}$ | 2.3 V | 0.025 | % |
| Total harmonic distortion | A or Bn | Bn or A | (sine wave) | 3 V | 0.015 | |
| | | | (see Figure 10) | 4.5 V | 0.01 | |

⁽¹⁾ Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5 and Figure 11)

| PARAMETER | FROM | = | | 1.8 V 5 V | V _{CC} = ± 0.2 | | V _{CC} = ± 0.3 | | V _{CC} = ± 0.5 | 5 V 5 V | UNIT |
|--------------------------------|---------|---|-----|--------------|-------------------------|-----|----------------------------|-----|----------------------------|------------|------|
| | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} ⁽¹⁾ | A or Bn | Bn or A | | 2 | | 1.2 | | 0.8 | | 0.3 | ns |
| t _{en} (2) | | D | 7 | 24 | 3.5 | 14 | 2.5 | 7.6 | 1.7 | 5.7 | |
| t _{dis} (3) | S | Bn | 3 | 13 | 2 | 7.5 | 1.5 | 5.3 | 0.8 | 3.8 | ns |
| t _{B-M} (4) | | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns |

⁽¹⁾ t_{pd} is the slower of t_{PLH} or t_{PHL}. Propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

 ⁽²⁾ Adjust f_{in} voltage to obtain 0 dBm at input.
 (3) Specified by design

t_{en} is the slower of t_{PZL} or t_{PZH}.

 ⁽³⁾ t_{dis} is the slower of t_{PLZ} or t_{PHZ}.
 (4) Specified by design



PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit





Figure 2. Typical r_{on} as a Function of Input Voltage (V_I) for $V_{I} = 0$ to V_{CC}

SN74LVC1G3157-Q1



PARAMETER MEASUREMENT INFORMATION (continued)



Condition 1: $V_I = GND$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = GND$

Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit




PARAMETER MEASUREMENT INFORMATION (continued)



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| | INPUTS | | ., | v | | _ | ., |
|-------------------|-----------------|--------------------------------|--------------------|---------------------|-------|----------------|-----------------------------------|
| V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | R _L | $V_{\!\scriptscriptstyle \Delta}$ |
| 1.8 V ± 0.15 V | V _{CC} | ≤ 2 ns | V _{CC} /2 | 2×V _{CC} | 50 pF | 500 Ω | 0.3 V |
| 2.5 V \pm 0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2×V _{CC} | 50 pF | 500 Ω | 0.3 V |
| 3.3 V \pm 0.3 V | V _{CC} | ≤2.5 ns | V _{CC} /2 | 2 × V _{CC} | 50 pF | 500 Ω | 0.3 V |
| 5 V \pm 0.5 V | V _{CC} | ≤2.5 ns | V _{CC} /2 | 2×V _{CC} | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

SCES463D-JUNE 2003-REVISED SEPTEMBER 2006

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Feedthrough




Figure 9. Charge-Injection Test





PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Total Harmonic Distortion




Figure 11. Break-Before-Make Internal Timing



PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| 1P1G3157QDBVRQ1 | ACTIVE | SOT-23 | DBV | 6 | 3000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM |
| 1P1G3157QDCKRQ1 | ACTIVE | SC70 | DCK | 6 | 3000 | Pb-Free (RoHS) | NIPDAU | Level-1-260C-UNLIM |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |
| | | | |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated