
#### **FEATURES**

- Low Standby-Current Consumption of 1 μA Max
- I<sup>2</sup>C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- 5-V Tolerant I/O Ports
- Compatible With Most Microcontrollers
- 400-kHz Fast I<sup>2</sup>C Bus
- Address by Three Hardware Address Pins for Use of up to Eight Devices

- Polarity Inversion Register
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



### DESCRIPTION/ORDERING INFORMATION

#### ORDERING INFORMATION

T <sub>A</sub>	PAC	(AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DB	Reel of 2000	PCA9555DBR	PD9555
	330P - DB	Reel of 250	PCA9555DBT	709000
	QSOP – DBQ	Reel of 2500	PCA9555DBQR	PCA9555
	TVSOP - DGV	Reel of 2000	PCA9555DGVR	PD9555
		Tube of 25	PCA9555DW	PCA9555
	SOIC - DW	Reel of 2000	PCA9555DWR	PCA9555
–40°C to 85°C		Reel of 250	PCA9555DWT	PREVIEW
	PDIP – N	Tube of 15	PCA9555N	PREVIEW
		Tube of 60	PCA9555PW	PD9555
	TSSOP – PW	Reel of 1200	PCA9555PWR	PD9555
		Reel of 250	PCA9555PWT	PREVIEW
	QFN – RGE	Reel of 3000	PCA9555RGER	PD9555
	QFN – RHL	Reel of 1000	PCA9555RHLR	PREVIEW

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS www.ti.com

SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V V<sub>CC</sub> operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL), serial data (SDA)].

The PCA9555 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low operation) registers. At power on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9555 in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine.

The PCA9555 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the PCA9555 can remain a simple slave device.

The device outputs (latched) have high-current drive capability for directly driving LEDs.

Although pin-to-pin and I<sup>2</sup>C-address is compatible with the PCF8575, software changes are required due to the enhancements.

The PCA9555 is identical to the PCA9535, except for the inclusion of the internal I/O pullup resistor, which pulls the I/O to a default high when configured as an input and undriven.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I<sup>2</sup>C address and allow up to eight devices to share the same I<sup>2</sup>C bus or SMBus. The fixed I<sup>2</sup>C address of the PCA9555 is the same as the PCF8575, PCF8575C, and PCF8574, allowing up to eight of these devices in any combination to share the same I<sup>2</sup>C bus or SMBus.




SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# **TERMINAL FUNCTIONS**

NO.			
QFN (RHL), PDIP (N), SOIC (D), SSOP (DB), QSOP (DBQ), TSSOP (PW), AND TVSOP (DGV)	QFN (RGE)	NAME	DESCRIPTION
1	22	ĪNT	Interrupt output. Connect to V <sub>CC</sub> through a pullup resistor.
2	23	A1	Address input. Connect directly to V <sub>CC</sub> or ground.
3	24	A2	Address input. Connect directly to V <sub>CC</sub> or ground.
4	1	P00	P-port input/output
5	2	P01	P-port input/output
6	3	P02	P-port input/output
7	4	P03	P-port input/output
8	5	P04	P-port input/output
9	6	P05	P-port input/output
10	7	P06	P-port input/output
11	8	P07	P-port input/output
12	9	GND	Ground
13	10	P10	P-port input/output
14	11	P11	P-port input/output
15	12	P12	P-port input/output
16	13	P13	P-port input/output
17	14	P14	P-port input/output
18	15	P15	P-port input/output
19	16	P16	P-port input/output
20	17	P17	P-port input/output
21	18	A0	Address input. Connect directly to V <sub>CC</sub> or ground.
22	19	SCL	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.
23	20	SDA	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.
24	21	$V_{CC}$	Supply voltage




# **LOGIC DIAGRAM (POSITIVE LOGIC)**



- A. Pin numbers shown are for DB, DBQ, DGV, DW, N, PW, and RHL packages.
- B. All I/Os are set to inputs at reset.



# SIMPLIFIED SCHEMATIC OF P-PORT I/Os<sup>(1)</sup>



(1) At power-on reset, all registers return to default values.

#### I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V<sub>CC</sub> or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

SCPS131B-AUGUST 2005-REVISED JANUARY 2006



#### I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the Start and Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer




Figure 3. Acknowledgment on I<sup>2</sup>C Bus

# **Interface Definition**

ВҮТЕ				В	IT			
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	L	Н	L	L	A2	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10



#### **Device Address**

Figure 4 shows the address byte of the PCA9555.




Figure 4. PCA9555 Address

#### **Address Reference**

	INPUTS		120 DUG CLAVE ADDRESS		
A2	A1	A0	I <sup>2</sup> C BUS SLAVE ADDRESS		
L	L	L	32 (decimal), 20 (hexadecimal)		
L	L	Н	33 (decimal), 21 (hexadecimal)		
L	Н	L	34 (decimal), 22 (hexadecimal)		
L	Н	Н	35 (decimal), 23 (hexadecimal)		
Н	L	L	36 (decimal), 24 (hexadecimal)		
Н	L	Н	37 (decimal), 25 (hexadecimal)		
Н	Н	L	38 (decimal), 26 (hexadecimal)		
Н	Н	Н	39 (decimal), 27 (hexadecimal)		

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

### **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9555. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register Bits

#### **Command Byte**

CONT	ROL REGISTE	R BITS	COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	xxxx xxxx
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111

SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# **Register Descriptions**

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the the I<sup>2</sup>C device that the Input Port register will be accessed next.

# Registers 0 and 1 (Input Port Registers)

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	X	Х	X	Х	Х	Х	X	X
Bit	l1.7	I1.6	I1.5	l1.4	I1.3	l1.2	l1.1	I1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

# Registers 2 and 3 (Output Port Registers)

Bit	00.7	O0.6	O0.5	O0.4	O0.3	00.2	O0.1	00.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	01.6	01.5	01.4	01.3	01.2	01.1	01.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

#### Registers 4 and 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

#### Registers 6 and 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

#### **Power-On Reset**

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9555 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9555 registers and  $I^2C/SMBus$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

TEXAS INSTRUMENTS www.ti.com

SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt or in a Stop event. Resetting occurs in the read mode at the acknowledge (ACK) bit or not acknowledge (NACK) bit after the falling edge of the SCL signal. In a Stop event,  $\overline{INT}$  is cleared after the rising edge of SDA. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

INT has an open-drain structure and requires a pullup resistor to V<sub>CC</sub>.

#### **Bus Transactions**

Data is exchanged between the master and the PCA9555 through write and read commands.

#### Writes

Data is transmitted to the PCA9555 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.

The eight registers within the PCA9555 are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports, and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 6 and Figure 7). For example, if the first byte is sent to output port (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 6. Write to Output Port Registers




Figure 7. Write to Configuration Registers

WITH INTERRUPT OUTPUT AND CONFIGURATION REGISTERS

SCPS131B-AUGUST 2005-REVISED JANUARY 2006

#### Reads

The bus master first must send the PCA9555 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9555 (see Figure 8 through Figure 10).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8. Read From Register




- Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details)

Figure 9. Read Input Port Register, Scenario 1

TEXAS INSTRUMENTS www.ti.com

SCPS131B-AUGUST 2005-REVISED JANUARY 2006



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8 for these details).

Figure 10. Read Input Port Register, Scenario 2



SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage range		-0.5	6	V	
VI	Input voltage range (2)		-0.5	6	V	
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA	
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA	
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA	
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA	
	Continuous current through GND	•		-200	mA	
Icc	Continuous current through V <sub>CC</sub>			160		
		DB package		63 61		
		DBQ package				
		DGV package		86	_	
0	Declare thermal impedance junction to free cir(3)	DW package		46		
$\theta_{JA}$	Package thermal impedance, junction to free air <sup>(3)</sup>	N package		67	-0/00	
		PW package		88		
		RGE package		45		
		RHL package		39		
0	Declare thermal impedance junction to and	RGE package		1.5	0000	
$\theta_{\sf JP}$	Package thermal impedance, junction to pad	RHL package		1.2	°C/W	
T <sub>stg</sub>	Storage temperature range	•	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating* Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7.

# **Recommended Operating Conditions**

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2.3	5.5	V	
V	High level input voltage	SCL, SDA	$0.7 \times V_{CC}$	5.5	V	
V <sub>IH</sub> F	High-level input voltage	A2-A0, P07-P00, P17-P10	$0.7 \times V_{CC}$	5.5	V	
\/	Low level input veltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	v <sub>cc</sub>	
V <sub>IL</sub>	Low-level input voltage	A2-A0, P07-P00, P17-P10	-0.5	$0.3 \times V_{CC}$	V	
I <sub>OH</sub>	High-level output current	P07-P00, P17-P10		-10	mA	
I <sub>OL</sub>	Low-level output current	P07-P00, P17-P10		25	mA	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

Instruments www.ti.com

SCPS131B-AUGUST 2005-REVISED JANUARY 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$V_{IK}$	Input diode clam	p voltage	I <sub>I</sub> = -18 mA	2.3 V to 5.5 V	-1.2			V	
$V_{POR}$	Power-on reset	voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V <sub>POR</sub>		1.5	1.65	V	
				2.3 V	1.8				
			$I_{OH} = -8 \text{ mA}$	3 V	2.6				
\ /	D mont binds love			4.75 V	4.1			V	
$V_{OH}$	P-port nign-ieve	l output voltage (2)		2.3 V	1.7			V	
			$I_{OH} = -10 \text{ mA}$	3 V	2.5				
				4.75 V	4				
	SDA		V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3				
	P port <sup>(3)</sup>		V <sub>OL</sub> = 0.5 V	2.3 V to 5.5 V	8	20		A	
l <sub>OL</sub>	P port(e)		V <sub>OL</sub> = 0.7 V	2.3 V to 5.5 V	10	24		mA	
	ĪNT		V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3				
	SCL, SDA		V V as CND	2274-557			±1	^	
l <sub>l</sub>	A2-A0		$V_I = V_{CC}$ or GND	2.3 V to 5.5 V			±1 ±1 1 -100	μΑ	
I <sub>IH</sub>	P port		$V_I = V_{CC}$	2.3 V to 5.5 V			1	μΑ	
I <sub>IL</sub>	P port		$V_I = GND$	2.3 V to 5.5 V			-100	μΑ	
			$V_{l} = V_{CC}$ or GND, $I_{O} = 0$ , $I/O = inputs$ , $f_{SCL} = 400$ kHz, No load	5.5 V		100	200	- '	
	Operating mode			3.6 V		30	75		
				2.7 V		20	50		
				5.5 V		1.1	1.5	mA	
$I_{CC}$		Low inputs	$V_I = GND$ , $I_O = 0$ , $I/O = inputs$ , $f_{SCL} = 0$ kHz, No load	3.6 V		0.7	1.3		
	Standby made		15CL = 0 14 12, 140 10dd	2.7 V		0.5	1	1	
	Standby mode			5.5 V		0.5	1		
		High inputs	$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{SCI} = 0$ kHz, No load	3.6 V		0.4	0.9	μΑ	
			15CL = 0 1112, 140 10dd	2.7 V		0.25	0.8		
$\Delta I_{CC}$	Additional currer mode	nt in standby	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.3 V to 5.5 V			1.5	mA	
C <sub>I</sub>	SCL		V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V	3		7	pF	
<u> </u>	SDA		V V or CND	221/40 5 5 1/		3	7	_	
$C_{io}$	P port		$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		3.7	-100 200 75 50 1.5 1.3 1 0.9 0.8 1.5	pF	

 <sup>(1)</sup> All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C.
 (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07–P00 and 80 mA for P17–P10).



SCPS131B-AUGUST 2005-REVISED JANUARY 2006

# I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 11)

			MIN	MAX	UNIT
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup		0.6		μs
t <sub>vd(Data)</sub>	Valid-data time	SCL low to SDA output valid	50		ns
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

<sup>(1)</sup>  $C_b = total$  capacitance of one bus line in pF

# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 12 and Figure 13)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT		4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT		4	μs
t <sub>pv</sub>	Output data valid	SCL	P port		200	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150		ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1		μs




### **TYPICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$  (unless otherwise noted)


#### SUPPLY CURRENT vs TEMPERATURE




# STANDBY SUPPLY CURRENT vs TEMPERATURE




SUPPLY CURRENT VS SUPPLY VOLTAGE




I/O SINK CURRENT vs
OUTPUT LOW VOLTAGE




I/O SINK CURRENT VS OUTPUT LOW VOLTAGE




I/O SINK CURRENT vs
OUTPUT LOW VOLTAGE




I/O OUTPUT LOW VOLTAGE VS TEMPERATURE



I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




# **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise noted)


I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




I/O HIGH VOLTAGE vs TEMPERATURE



SUPPLY CURRENT vs NUMBER OF I/Os HELD LOW




#### OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE






# PARAMETER MEASUREMENT INFORMATION



**SDA LOAD CONFIGURATION** 



**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION		
1	I <sup>2</sup> C address		
2, 3	P-port data		

- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r}/t_{f} \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



#### INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  includes probe and jig capacitance.
- All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t/t_f \leq$  30 ns.
- All parameters and waveforms are not applicable to all devices.


Figure 12. Interrupt Load Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



#### P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 



- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $~t_{pv}$  is measured from 0.7  $\times$  V  $_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 13. P-Port Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION (continued)




**SDA LOAD CONFIGURATION** 





- A. C<sub>1</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f}/t_{f} \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.


Figure 14. Reset Load Circuits and Voltage Waveforms





### **APPLICATION INFORMATION**

Figure 15 shows an application in which the PCA9555 can be used.



- A. Device address is configured as 0100100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01, P04–P07, and P10–P17 are configured as inputs.
- D. Pin numbers shown are for DB, DBQ, DGV, DW, N, PW, and RHL packages.

Figure 15. Typical Application

# **APPLICATION INFORMATION (continued)**

# Minimizing I<sub>CC</sub> When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor as shown in Figure 15. Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in *Electrical Characteristics* shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$  when the LED is off to minimize current consumption.

Figure 16 shows a high-value resistor in parallel with the LED. Figure 17 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.




Figure 16. High-Value Resistor in Parallel With LED




Figure 17. Device Supplied by Lower Voltage

SCPS131B-AUGUST 2005-REVISED JANUARY 2006




### THERMAL PAD MECHANICAL DATA RGE (S-PQFP-N24)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206344-3/B 04/05


# THERMAL PAD MECHANICAL DATA RHL (S-PQFP-N24)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206363-3/A 01/05





w.ti.com 7-Apr-2006

#### **PACKAGING INFORMATION**

Orde	rable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PC	CA9555DB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA	\9555DBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
PCAS	9555DBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
PC	A9555DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA	\9555DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PC	CA9555DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PC	A9555DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PC	CA9555PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA	\9555PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PC.	A9555PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA	9555PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA	\9555RGER	ACTIVE	QFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
PC/	A9555RHLR	PREVIEW	QFN	RHL	24	1000	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited



# **PACKAGE OPTION ADDENDUM**

7-Apr-2006

information may not be available for release.		

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DGV (R-PDSO-G\*\*)

# 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DW (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



# DBQ (R-PDSO-G24)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.


See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



# RHL (R-PQFP-N24)

# PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. JEDEC MO-241 package registration pending.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated