

### SD8901

#### FEATURES

- High Frequency Operation
- Wide Dynamic Range
- Low Capacitance

#### APPLICATIONS

- Communications
- RF Mixers


#### DESCRIPTION

The SD8901 is a ring demodulator/balanced mixer. Designed to utilize Calogic's ultra high speed and low capacitance lateral DMOS process. The SD8901 offers significant performance improvements over JFET and diode balanced mixers when low third order harmonic distortion has been a problem.


#### PACKAGE INFORMATION

| Part     | Package                  | Temperature Range |
|----------|--------------------------|-------------------|
| SD8901HD | Hermetic TO-78           | -55°C to 125°C    |
| SD8901CY | Plastic Surface Mount    | -55°C to 125°C    |
| XSD8901  | Sorted Chips in Carriers | -55°C to 125°C    |

#### PIN CONFIGURATIONS



#### Functional block diagram




ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C unless otherwise noted)

|                 |                     |                 |                                |               |       |
|-----------------|---------------------|-----------------|--------------------------------|---------------|-------|
| V <sub>DS</sub> | Drain to Source     | 15 V            | I <sub>D</sub>                 | Drain Current | 50 mA |
| V <sub>DB</sub> | Drain to Substrate  | 22.5 V          | Operating Temperature          | -55 to 125°C  |       |
| V <sub>SB</sub> | Source to Substrate | 22.5 V          | Storage Temperature            | -65 to 150°C  |       |
| V <sub>GS</sub> | Gate to Source      | -22.5 V to 30 V | Power Dissipation (A Package)* | 640 mW        |       |
| V <sub>GB</sub> | Gate to Substrate   | -0.3V to 30 V   | * Derate 5 mW/ °C above 25°C   |               |       |
| V <sub>GD</sub> | Gate to Drain       | -22.5V to 30 V  |                                |               |       |


ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = +25°C unless otherwise noted)

| SYMBOL               | CHARACTERISTICS                               | MIN  | TYP | MAX | UNIT | TEST CONDITIONS   |                        |                       |
|----------------------|---|------|-----|-----|------|---|------------------------|-----------------------|
| STATIC               |   |      |     |     |      |   |                        |                       |
| V <sub>(BR)DS</sub>  | Drain-Source Breakdown Voltage                | 15   | 25  |     | V    | V <sub>GS</sub> = V <sub>SB</sub> = -5 V<br>I <sub>S</sub> = 10 nA                                |                        |                       |
| V <sub>(BR)SD</sub>  | Source-Drain Breakdown Voltage                | 15   |     |     |      | V <sub>GD</sub> = V <sub>DB</sub> = - 5 V<br>I <sub>D</sub> = 10 nA                               |                        |                       |
| V <sub>(BR)DB</sub>  | Drain-Substrate Breakdown Voltage             | 22.5 |     |     |      | Source Open<br>V <sub>GB</sub> = 0 V, I <sub>D</sub> = 10 nA                                      |                        |                       |
| V <sub>(BR)SB</sub>  | Source-Substrate Breakdown Voltage            | 22.5 |     |     |      | Drain Open<br>V <sub>GB</sub> = 0 V, I <sub>D</sub> = 10 nA                                       |                        |                       |
| V <sub>T</sub>       | Threshold Voltage                             | 0.1  | 1   | 2.0 |      | V <sub>DS</sub> = V <sub>GS</sub> = V <sub>T</sub><br>I <sub>S</sub> = 1 μA, V <sub>SB</sub> = 0V |                        |                       |
| r <sub>DS(ON)</sub>  | Drain-Source "ON" Resistance                  |      | 50  | 75  | Ω    | I <sub>D</sub> = 1 mA<br>V <sub>SB</sub> = 0 V  | V <sub>GS</sub> = 5 V  |                       |
|                      |   |      | 30  |     |      |   | V <sub>GS</sub> = 10 V |                       |
|                      |   |      | 23  |     |      |   | V <sub>GS</sub> = 15 V |                       |
|                      |   |      | 19  |     |      |   | V <sub>GS</sub> = 20 V |                       |
| Δr <sub>DS(ON)</sub> | Resistance Matching                           |      | 3   | 7   |      |   |                        | V <sub>GS</sub> = 5 V |
| DYNAMIC              |   |      |     |     |      |   |                        |                       |
| C <sub>gg</sub>      | LO <sub>1</sub> - LO <sub>2</sub> Capacitance |      | 4.4 |     | pF   | V <sub>DS</sub> = 0 V, V <sub>BS</sub> = -5.5 V<br>V <sub>GS</sub> = 4 V                          |                        |                       |
| L <sub>c</sub>       | Conversion Loss                               |      | 8   |     | dB   | See Figure 1, PLO = +17 dBm   |                        |                       |
| IMD <sub>3</sub>     | Third Order Intercept                         |      | +35 |     |      |   |                        |                       |
| f <sub>MAX</sub>     | Maximum Operation Frequency                   |      | 250 |     | MHz  |   |                        |                       |

Note: Guaranteed by design, not subject to production test



**FIGURE 1.**



**FIGURE 2. First and third Quadrant I-E Characteristic Showing Effect of Gate Voltage Leading to Large-Signal Overload Distortion.**

