- Low Differential Gain and Phase (D_G = 0.2%, D_P = 0.1° Typ)
- Wide Bandwidth (B_W = 500 MHz Typ)
- Low Crosstalk (X_{TALK} = −80 dB Typ)
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low and Flat ON-State Resistance $(r_{on} = 3 \Omega \text{ Typ}, r_{on(flat)} = 1 \Omega \text{ Typ})$
- V_{CC} Operating Range From 3 V to 3.6 V
- I_{off} Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite Video Switching


description/ordering information

The TI video switch TS3V340 is a 4-bit 1-of-2 multiplexer/demultiplexer with a single


switch-enable (EN) input. When EN is low, the switch is enabled, and the D port is connected to the S port. When EN is high, the switch is disabled, and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase makes this switch ideal for composite and RGB video applications. The device has a wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

D, DBQ, DGV, OR PW PACKAGE (TOP VIEW)



RGY PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKAG	Ε [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	TS3V340RGYR	TF340		
	2010 5	Tube	TS3V340D	T00\/0.40		
	SOIC - D	Tape and reel	TS3V340DR	TS3V340		
-40°C to 85°C	SSOP (QSOP) – DBQ	Tape and reel	TS3V340DBQR	TF340		
	T000D DW	Tube	TS3V340PW	TE0.40		
	TSSOP – PW	Tape and reel	TS3V340PWR	TF340		
	TVSOP - DGV	Tape and reel	TS3V340DGVR	TF340		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

description/ordering information (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{EN} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

INPUTS		INPUT/OUTPUT	FUNCTION		
EN	IN	D	FUNCTION		
L	L	S1	D port = S1 port		
L	Н	S2	D port = S2 port		
Н	X	Z	Disconnect		

PIN DESCRIPTION

PIN NAME	DESCRIPTION
S1, S2	Analog video I/Os
D	Analog video I/Os
IN	Select input
EN	Switch-enable input




TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE SCDS172A - JULY 2004 - REVISED DECEMBER 2004

PARAMETER DEFINITIONS

PARAMETER	DESCRIPTION
RON	Resistance between the D and S ports, with the switch in the ON state
loz	Output leakage current measured at the D and S ports, with the switch in the OFF state
IOS	Short-circuit current measured at the I/O pins
v_{IN}	Voltage at IN
VEN	Voltage at EN
C _{IN}	Capacitance at the control (EN, IN) inputs
COFF	Capacitance at the analog I/O port when the switch is OFF
CON	Capacitance at the analog I/O port when the switch is ON
VIH	Minimum input voltage for logic high for the control (EN, IN) inputs
V_{IL}	Maximum input voltage for logic low for the control (EN, IN) inputs
V_{IK}	I/O and control (EN, IN) inputs diode clamp voltage
VI	Voltage applied to the D or S pins when D or S is the switch input
Vo	Voltage applied to the D or S pins when D or S is the switch output
lіН	Input high leakage current of the control (EN, IN) inputs
I _Ι L	Input low leakage current of the control (EN, IN) inputs
lį	Current into the D or S pins when D or S is the switch input
IO	Current into the D or S pins when D or S is the switch output
l _{off}	Output leakage current measured at the D or S ports, with $V_{CC} = 0$
^t pds	Propagation delay measured between $S1_X$ and $S2_X$ under the specified conditions, measured from 50% of the digital input to 90% of the analog output
BW	Frequency response of the switch in the ON state, measured at –3 dB
X _{TALK}	Unwanted signal coupled from channel to channel. Measured in –dB. X _{TALK} = 20 log V _O /V _I . This is a nonadjacent crosstalk.
O _{IRR}	OFF isolation is the resistance (measured in –dB) between the input and output with the switch OFF.
D_{G}	Magnitude variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard, the frequency of the video signal is 3.58 MHz, and DC offset is from 0 to 0.714 V.
D _P	Phase variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard, the frequency of the video signal is 3.58 MHz, and DC offset is from 0 to 0.714 V.
ICC	Static power-supply current
ICCD	Variation of I _{CC} for a change in frequency in the control (EN, IN) inputs
ΔlCC	Increase in supply current for each control input that is at the specified voltage level, rather than V _{CC} or GND



functional diagram (positive logic)





TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Control input voltage range, V _{IN} (see Notes 1 and 2)	0.5 V to 7 V
Switch I/O voltage range, V _{I/O} (see Notes 1, 2, and 3)	0.5 V to 7 V
Control input clamp current, I _{IK} (V _{IN} < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ($V_{I/O}$ < 0)	
ON-state switch current, I _{I/O} (see Note 4)	±128 mA
Continuous current through V _{CC} or GND terminals	±100 mA
Package thermal impedance, θ _{JA} (see Note 5): D package	73°C/W
(see Note 5): DBQ package	90°C/W
(see Note 5): DGV package	120°C/W
(see Note 5): PW package	108°C/W
(see Note 6): RGY package	39°C/W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground, unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. V_I and V_O are used to denote specific conditions for V_{I/O}.
- 4. I_I and I_O are used to denote specific conditions for I_{I/O}.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.
- 6. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 7)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level control input voltage (EN, IN)	2	5.5	V
VIL	Low-level control input voltage (EN, IN)	0	0.8	V
VO	Analog I/O voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 7: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)[†]

PARAMETER		TEST CONDITIONS				MIN	TYP‡	MAX	UNIT
VIK	EN, IN	V _{CC} = 3 V,	$I_{IN} = -18 \text{ mA}$					-1.8	V
lн	EN, IN	$V_{CC} = 3.6 \text{ V},$	V_{IN} and $V_{EN} = 5.5 V$					±1	μΑ
Ι _Ι L	EN, IN	V _{CC} = 3.6 V,	V_{IN} and $V_{EN} = GND$					±1	μΑ
loz§		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0 \text{ to } 5.5 \text{ V},$	$V_{I} = 0,$	Switch OFF			±1	μΑ
IOS¶		$V_{CC} = 3.6 \text{ V},$	$V_{O} = 0.5 V_{CC}$	$V_{I} = 0,$	Switch ON	50			mA
I _{off}		$V_{CC} = 0$,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V _I = 0				1	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0$,	Switch ON or OFF			0.7	1.5	mA
ΔlCC	EN, IN	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC}	or GND			30	μΑ
ICCD		V _{CC} = 3.6 V, D and S ports open,	V _{EN} = GND, V _{IN} input switching 50	% duty cycle				0.35	mA/ MHz
C _{IN}	EN, IN	V_{IN} or $V_{EN} = 5.5 V$,	3.3 V or 0,	f = 1 MHz			2.5	3.5	pF
C	D port	V. F.F.V. 2.2.V. or 0	f 4 MH-	Outpute anan	Switch OFF		5.5	7	~F
C _{OFF}	S port	$V_{\parallel} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0,$	$I = I \text{ IVI} \square Z$,	Outputs open,	Switch OFF	FF	3.5	5	pF
CON	-	V _I = 5.5 V, 3.3 V, or 0,	f = 1 MHz,	Outputs open,	Switch ON		10.5	14	pF
r _{on} #	_	V00 = 3 V	V _I = 1 V,	I _O = 13 mA			3	6	Ω
¹on"	VCC = 3 V		V _I = 2 V,	I _O = 26 mA			3	6	52
ron(flat)		V _{CC} = 3.3 V,	$V_I = 0$ to V_{CC} ,	I _O = 26 mA			1		Ω

[†] V_I, V_O, I_I, and I_O refer to I/O pins.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, R_L = 75 Ω , C_L = 20 pF (unless otherwise noted) (see Figures 6 and 7)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t pd(s)	IN	D		2	5	ns
ton	IN or EN	S		4	7	ns
^t OFF	IN or EN	S		2	7	ns

dynamic characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS					
D _G *	$R_L = 150 \Omega$,	f = 3.58 MHz,	See Figure 7			0.2	%
D _P [⋆]	$R_L = 150 \Omega$,	f = 3.58 MHz,	See Figure 7			0.1	0
BW	$R_L = 150 \Omega$,	See Figure 8				500	MHz
XTALK	$R_L = 150 \Omega$,	f = 10 MHz,	$R_{IN} = 10 \Omega$,	See Figure 9		-80	dB
O _{IRR}	$R_L = 150 \Omega$,	f = 10 MHz,	See Figure 10			-60	dB

[‡] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.



[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}C$.


[§] For I/O ports, the parameter IOZ includes the input leakage current.

The los test is applicable to only one ON channel at a time. The duration of this test is less than 1 s.

[#] Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (D or S) terminals.

^{||} ron(flat) is the difference of ron in a given channel at specified voltages.

[★]D_G and D_P are expressed in absolute magnitude.



- ▲ Gain -3 dB at 627 MHz
- Phase at -3-dB Frequency, -47 Deg

Figure 1. Gain/Phase vs Frequency





Figure 2. Differential Gain/Phase vs VBIAS



- OFF Isolation at 10 MHz, -56 dB
- Phase at 10 MHz, 90 Deg

Figure 3. OFF Isolation vs Frequency




Figure 4. Crosstalk vs Frequency








Figure 5. Output Voltage/ON-State Resistance vs Input Voltage

PARAMETER MEASUREMENT INFORMATION



TEST	VCC	RL	CL	V _{S1}	V _{S2}
^t pds	3.3 V \pm 0.3 V	75	20 pF	GND	v _{CC}
	3.3 V \pm 0.3 V	75	20 pF	VCC	GND



 $\begin{array}{c} \text{VOLTAGE WAVEFORMS} \\ \textbf{t}_{pd(s)} \text{ TIMES} \end{array}$


NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. The outputs are measured one at a time, with one transition per measurement.


Figure 6. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



TEST	VCC	RL	CL	VI	
ton/toff	3.3 V \pm 0.3 V	75 Ω	20 pF	VCC	




 $\begin{tabular}{ll} VOLTAGE WAVEFORMS \\ t_{ON} \ AND \ t_{OFF} \ TIMES \\ \end{tabular}$

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 7. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTE: For additional information on measurement method, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

Figure 8. Test Circuit for Differential Gain/Phase Measurement

Differential gain and phase is measured at the output of the ON channel. For example, when $V_{IN} = 0$, $V_{EN} = 0$, and D_A is the input, the output is measured at $S1_A$.

HP8753ES setup

Average = 20 RBW = 300 Hz ST = 1.381 s P1 = -7 dBM CW frequency = 3.58 MHz

sawtooth waveform generator setup

 $V_{BIAS} = 0$ to 1 V Frequency = 0.905 Hz



PARAMETER MEASUREMENT INFORMATION




Figure 9. Test Circuit for Frequency Response (B_W)


The frequency response is measured at the output of the ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S1_A. All unused analog I/O ports are left open.

HP8753ES setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION



 $^{^{\}dagger}\,\text{A}$ 50- $\!\Omega$ termination resistor is needed for the network analyzer.

Figure 10. Test Circuit for Crosstalk (XTALK)


The crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S1_B. All unused analog input (D) ports and output (S) ports are connected to GND through $10-\Omega$ and $50-\Omega$ pulldown resistors, respectively.

HP8753ES setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION



 † A 50- $\!\Omega$ termination resistor is needed for the network analyzer.

Figure 11. Test Circuit for OFF Isolation (OIRR)

The OFF isolation is measured at the output of the OFF channel. For example, when $V_{IN} = V_{CC}$, $V_{EN} = 0$, and D_A is the input, the output is measured at S1_A. All unused analog input (D) ports are left open, and output (S) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM







i.com 18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS3V340D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340DBQR	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TS3V340DBQRE4	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TS3V340DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3V340RGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

18-Jul-2006

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N16)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated