

FEATURES

- Specified Break-Before-Make Switching
- Low ON-State Resistance (10 Ω)
- Control Inputs Are 5-V Tolerant
- Low Charge Injection
- Excellent ON-Resistance Matching
- Low Total Harmonic Distortion
- 1.8-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- Sample-and-Hold Circuit
- Battery-Powered Equipments
- Audio and Video Signal Routing
- Communication Circuits

DESCRIPTION


The TS5A23157 is a dual, single-pole, double-throw (SPDT) analog switch designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals. Signals up to 5.5 V (peak) can be transmitted in either direction.

ORDERING INFORMATION

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	VSSOP (MSOP-10) – DGS	Tape and reel	TS5A23157DGSR	JBR
	QFN – RSE	Tape and reel	TS5A23157RSER	JBR

FUNCTION TABLE

INPUT IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS5A23157

DUAL 10-Ω SPDT ANALOG SWITCH

SCDS165B–MAY 2004–REVISED SEPTEMBER 2006

SUMMARY OF CHARACTERISTICS

Configuration	2:1 Multiplexer/ Demultiplexer (2 × SPDT)
Number of channels	2
r_{on}	10 Ω
Δr_{on}	0.15 Ω
$r_{on(Flat)}$	4 Ω
t_{ON}/t_{OFF}	5.7 ns/3.8 ns
t_{BBM}	0.5 ns
Charge injection	7 pC
Bandwidth	220 MHz
OFF isolation	–65 dB at 10 MHz
Crosstalk	–66 dB at 10 MHz
Total harmonic distortion	0.01%
$I_{COM(off)}/I_{NC(OFF)}$	±1 μA
Package option	10-pin DGS

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽²⁾		−0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ⁽²⁾⁽³⁾⁽⁴⁾		−0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V _{NC} , V _{NO} , V _{COM} < 0 or V _{NC} , V _{NO} , V _{COM} > V ₊	±50		mA
I _{NC} I _{NO} I _{COM}	On-state switch current	V _{NC} , V _{NO} , V _{COM} = 0 to V ₊	±50		mA
V _{IN}	Digital input voltage range ⁽²⁾⁽³⁾		−0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0	−50		mA
Continuous current through V ₊ or GND			±100		mA
θ _{JA}	Package thermal impedance ⁽⁵⁾	DGS package			°C/W
		RSE package	TBD		
T _{stg}	Storage temperature range		−65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) This value is limited to 5.5 V maximum.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

Electrical Characteristics for 5-V Supply

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	V ₊	MIN TYP ⁽¹⁾ MAX		UNIT	
Analog Switch									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0 V ₊		V	
ON-state resistance	r _{on}	0 ≤ V _{NO} or V _{NC} ≤ V ₊ , I _{COM} = −30 mA,	Switch ON, See Figure 10	Full	4.5 V	10		Ω	
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 3.15 V, I _{COM} = −30 mA,	Switch ON, See Figure 10	25°C	4.5 V	0.15		Ω	
ON-state resistance flatness	r _{on(flat)}	0 ≤ V _{NO} or V _{NC} ≤ V ₊ , I _{COM} = −30 mA,	Switch ON, See Figure 10	25°C	4.5 V	4		Ω	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 0 to V ₊ , V _{COM} = 0 to V ₊ ,	Switch OFF, See Figure 11	25°C	5.5 V	−1	0.05	1	μA
				Full		−1		1	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0 to V ₊ , V _{COM} = Open,	Switch ON, See Figure 11	25°C	5.5 V	−0.1		0.1	μA
				Full		−1		1	
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 0 to V ₊ ,	Switch ON, See Figure 11	25°C	5.5 V	−0.1		0.1	μA
				Full		−1		1	
Digital Inputs (IN12, IN2) ⁽²⁾									
Input logic high	V _{IH}			Full		V ₊ × 0.7		V	
Input logic low	V _{IL}			Full		V ₊ × 0.3		V	
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C	5.5 V	−1	0.05	1	μA
				Full		−1		1	

(1) $T_A = 25^\circ\text{C}$

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS5A23157

DUAL 10-Ω SPDT ANALOG SWITCH

SCDS165B–MAY 2004–REVISED SEPTEMBER 2006

Electrical Characteristics for 5-V Supply (continued)

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP ⁽¹⁾	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{NC} = \text{GND}$ and $V_{NO} = V_+$, or $V_{NC} = V_+$ and $V_{NO} = \text{GND}$, $R_L = 500 \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	4.5 V to 5.5 V	1.7		5.7	ns
Turn-off time	t_{OFF}	$V_{NC} = \text{GND}$ and $V_{NO} = V_+$, or $V_{NC} = V_+$ and $V_{NO} = \text{GND}$, $R_L = 500 \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	4.5 V to 5.5 V	0.8		3.8	ns
Break-before-make time	t_{BBM}	$V_{NC} = V_{NO} = V_+/2$, $R_L = 50 \Omega$, $C_L = 35 \text{ pF}$, See Figure 14	Full	4.5 V to 5.5 V	0.5			ns
Charge injection	Q_C	$V_{NC} = V_{NO} = V_+/2$, $R_L = 50 \Omega$, See Figure 18	25°C	5 V		7		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF, See Figure 12	25°C	5 V		5.5		pF
NC, NO ON capacitance	$C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON, See Figure 12	25°C	5 V		17.5		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 12	25°C	5 V		17.5		pF
Digital input capacitance	C_{IN}	$V_{IN} = V_+$ or GND, See Figure 12	25°C	5 V		2.8		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON, See Figure 15	25°C	4.5 V		220		MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$, Switch OFF, See Figure 16	25°C	4.5 V		–65		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$, Switch ON, See Figure 17	25°C	4.5 V		–66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 600 \text{ Hz to } 20 \text{ kHz}$, See Figure 19	25°C	4.5 V		0.01		%
Supply								
Positive supply current	I_+	$V_{IN} = V_+$ or GND, Switch ON or OFF	25°C	5.5 V			1	μA
			Full				10	
Change in supply current	ΔI_+	$V_{IN} = V_+ - 0.6 \text{ V}$	Full	5.5 V			500	μA

Electrical Characteristics for 3.3-V Supply

$V_+ = 3\text{ V to }3.6\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	V ₊	MIN		TYP ⁽¹⁾	MAX	UNIT
Analog Switch										
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0			V ₊	V
ON-state resistance	r _{on}	0 ≤ V _{NO} or V _{NC} ≤ V ₊ , I _{COM} = −24 mA,	Switch ON, See Figure 10	Full	3 V				18	Ω
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 2.1 V, I _{COM} = −24 mA,	Switch ON, See Figure 10	25°C	3 V			0.2		Ω
ON-state resistance flatness	r _{on(flat)}	0 ≤ V _{NO} or V _{NC} ≤ V ₊ , I _{COM} = −24 mA,	Switch ON, See Figure 12	25°C	3 V			9		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 0 to V ₊ , V _{COM} = 0 to V ₊ ,	Switch OFF, See Figure 11	25°C	3.6 V	−1	0.05	1		μA
				Full		−1		1		
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0 to V ₊ , V _{COM} = Open,	Switch ON, See Figure 11	25°C	3.6 V	−0.1		0.1		μA
				Full		−1		1		
COM ON leakage current	I _{COM(ON)}	V _{NC} or V _{NO} = Open, V _{COM} = 0 to V ₊ ,	Switch ON, See Figure 11	25°C	3.6 V	−0.1		0.1		μA
				Full		−1		1		
Digital Inputs (IN12, IN2) ⁽²⁾										
Input logic high	V _{IH}			Full		V ₊ × 0.7				V
Input logic low	V _{IL}			Full				V ₊ × 0.3		V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C	3.6 V	−1	0.05	1		μA
				Full		−1		1		
Dynamic										
Turn-on time	t _{ON}	V _{NC} = GND and V _{NO} = V ₊ or V _{NC} = V ₊ and V _{NO} = GND,	R _L = 500 Ω, C _L = 50 pF, See Figure 13	Full	3 V to 3.6 V	2.5			7.6	ns
Turn-off time	t _{OFF}	V _{NC} = GND and V _{NO} = V ₊ or V _{NC} = V ₊ and V _{NO} = GND,	R _L = 500 Ω, C _L = 50 pF, See Figure 13	Full	3 V to 3.6 V	1.5			5.3	ns
Break-before-make time	t _{BBM}	V _{NC} = V _{NO} = V ₊ /2, R _L = 50 Ω,	C _L = 35 pF, See Figure 14	Full	3 V to 3.6 V	0.5				ns
Charge injection	Q _C	R _L = 50 Ω, C _L = 0.1 nF,	See Figure 18	25°C	3.3 V			3		pC
Bandwidth	BW	R _L = 50 Ω, Switch ON,	See Figure 15	25°C	3 V			220		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 16	25°C	3 V			−65		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 10 MHz,	Switch ON, See Figure 17	25°C	3 V			−66		dB
Total harmonic distortion	THD	R _L = 600 Ω, C _L = 50 pF,	f = 600 Hz to 20 kHz, See Figure 19	25°C	3 V			0.015		%
Supply										
Positive supply current	I ₊	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C	3.6 V				1	μA
				Full					10	
Change in supply current	ΔI ₊	V _{IN} = V ₊ − 0.6 V		Full	3.6 V				500	μA

(1) $T_A = 25^\circ\text{C}$

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS5A23157

DUAL 10-Ω SPDT ANALOG SWITCH

SCDS165B–MAY 2004–REVISED SEPTEMBER 2006

Electrical Characteristics for 2.5-V Supply

$V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch								
Analog signal range	$V_{\text{COM}}, V_{\text{NO}}, V_{\text{NC}}$				0		V_+	V
ON-state resistance	r_{on}	$0 \leq V_{\text{NO}} \text{ or } V_{\text{NC}} \leq V_+$, $I_{\text{COM}} = -8 \text{ mA}$, Switch ON, See Figure 10	Full	2.3 V			45	Ω
ON-state resistance match between channels	Δr_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.6 \text{ V}$, $I_{\text{COM}} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C	2.3 V		0.5		Ω
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq V_{\text{NO}} \text{ or } V_{\text{NC}} \leq V_+$, $I_{\text{COM}} = -8 \text{ mA}$, Switch ON, See Figure 10	25°C	2.3 V		27		Ω
NC, NO OFF leakage current	$I_{\text{NC(OFF)}}, I_{\text{NO(OFF)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0 \text{ to } V_+$, $V_{\text{COM}} = 0 \text{ to } V_+$, Switch OFF, See Figure 11	25°C Full	2.7 V	-1	0.05	1	μA
NC, NO ON leakage current	$I_{\text{NC(ON)}}, I_{\text{NO(ON)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0 \text{ to } V_+$, $V_{\text{COM}} = \text{Open}$, Switch ON, See Figure 11	25°C Full	2.7 V	-0.1		0.1	μA
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, $V_{\text{COM}} = 0 \text{ to } V_+$, Switch ON, See Figure 11	25°C Full	2.7 V	-0.1		0.1	μA
Digital Inputs (IN12, IN2)⁽²⁾								
Input logic high	V_{IH}		Full		$V_+ \times 0.7$			V
Input logic low	V_{IL}		Full				$V_+ \times 0.3$	V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_{\text{IN}} = 5.5 \text{ V or } 0$	25°C Full	2.7 V	-1	0.05	1	μA
Dynamic								
Turn-on time	t_{ON}	$V_{\text{NC}} = \text{GND and } V_{\text{NO}} = V_+$, or $V_{\text{NC}} = V_+ \text{ and } V_{\text{NO}} = \text{GND}$, $R_L = 500 \text{ } \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	2.3 V to 2.7 V	3.5		14	ns
Turn-off time	t_{OFF}	$V_{\text{NC}} = \text{GND and } V_{\text{NO}} = V_+$, or $V_{\text{NC}} = V_+ \text{ and } V_{\text{NO}} = \text{GND}$, $R_L = 500 \text{ } \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	2.3 V to 2.7 V	2		7.5	ns
Break-before-make time	t_{BBM}	$V_{\text{NC}} = V_{\text{NO}} = V_+/2$, $R_L = 50 \text{ } \Omega$, $C_L = 35 \text{ pF}$, See Figure 14	Full	2.3 V to 2.7 V	0.5			ns
Bandwidth	BW	$R_L = 50 \text{ } \Omega$, Switch ON, See Figure 15	25°C	2.3 V		220		MHz
OFF isolation	O_{ISO}	$R_L = 50 \text{ } \Omega$, $f = 10 \text{ MHz}$, Switch OFF, See Figure 16	25°C	2.3 V		-65		dB
Crosstalk	X_{TALK}	$R_L = 50 \text{ } \Omega$, $f = 10 \text{ MHz}$, Switch ON, See Figure 17	25°C	2.3 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \text{ } \Omega$, $C_L = 50 \text{ pF}$, $f = 600 \text{ Hz to } 20 \text{ kHz}$, See Figure 19	25°C	2.3 V		0.025		%
Supply								
Positive supply current	I_+	$V_{\text{IN}} = V_+ \text{ or GND}$, Switch ON or OFF	25°C Full	2.7 V			1 10	μA
Change in supply current	ΔI_+	$V_{\text{IN}} = V_+ - 0.6 \text{ V}$	Full	2.7 V			500	μA

(1) $T_A = 25^\circ\text{C}$

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics for 1.8-V Supply

$V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch								
Analog signal range	$V_{\text{COM}}, V_{\text{NO}}, V_{\text{NC}}$				0		V_+	V
ON-state resistance	r_{on}	$0 \leq V_{\text{NO}} \text{ or } V_{\text{NC}} \leq V_+$, $I_{\text{COM}} = -4 \text{ mA}$, Switch ON, See Figure 10	Full	1.65 V			140	Ω
ON-state resistance match between channels	Δr_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.15 \text{ V}$, $I_{\text{COM}} = -4 \text{ mA}$, Switch ON, See Figure 10	25°C	1.65 V		1		Ω
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq V_{\text{NO}} \text{ or } V_{\text{NC}} \leq V_+$, $I_{\text{COM}} = -4 \text{ mA}$, Switch ON, See Figure 10	25°C	1.65 V		110		Ω
NC, NO OFF leakage current	$I_{\text{NC(OFF)}}, I_{\text{NO(OFF)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0 \text{ to } V_+$, $V_{\text{COM}} = 0 \text{ to } V_+$, Switch OFF, See Figure 11	25°C Full	1.95 V	-1	0.05	1	μA
NC, NO ON leakage current	$I_{\text{NC(ON)}}, I_{\text{NO(ON)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0 \text{ to } V_+$, $V_{\text{COM}} = \text{Open}$, Switch ON, See Figure 11	25°C Full	1.95 V	-0.1		0.1	μA
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, $V_{\text{COM}} = 0 \text{ to } V_+$, Switch ON, See Figure 11	25°C Full	1.95 V	-0.1		0.1	μA
Digital Inputs (IN12, IN2)⁽²⁾								
Input logic high	V_{IH}		Full		$V_+ \times 0.75$			V
Input logic low	V_{IL}		Full			$V_+ \times 0.25$		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_{\text{IN}} = 5.5 \text{ V or } 0$	25°C Full	1.95 V	-1	0.05	1	μA
Dynamic								
Turn-on time	t_{ON}	$V_{\text{NC}} = \text{GND and } V_{\text{NO}} = V_+$ or $V_{\text{NC}} = V_+ \text{ and } V_{\text{NO}} = \text{GND}$, $R_L = 500 \text{ } \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	1.65 V to 1.95 V	7		24	ns
Turn-off time	t_{OFF}	$V_{\text{NC}} = \text{GND and } V_{\text{NO}} = V_+$ or $V_{\text{NC}} = V_+ \text{ and } V_{\text{NO}} = \text{GND}$, $R_L = 500 \text{ } \Omega$, $C_L = 50 \text{ pF}$, See Figure 13	Full	1.65 V to 1.95 V	3		13	ns
Break-before-make time	t_{BBM}	$V_{\text{NC}} = V_{\text{NO}} = V_+/2$, $R_L = 50 \text{ } \Omega$, $C_L = 35 \text{ pF}$, See Figure 14	Full	1.65 V to 1.95 V	0.5			ns
Bandwidth	BW	$R_L = 50 \text{ } \Omega$, Switch ON, See Figure 15	25°C	1.8 V		220		MHz
OFF isolation	O_{ISO}	$R_L = 50 \text{ } \Omega$, $f = 10 \text{ MHz}$, Switch OFF, See Figure 16	25°C	1.8 V		-60		dB
Crosstalk	X_{TALK}	$R_L = 50 \text{ } \Omega$, $f = 10 \text{ MHz}$, Switch ON, See Figure 17	25°C	1.8 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \text{ } \Omega$, $C_L = 50 \text{ pF}$, $f = 600 \text{ Hz to } 20 \text{ kHz}$, See Figure 19	25°C	1.8 V		0.015		%
Supply								
Positive supply current	I_+	$V_{\text{IN}} = V_+ \text{ or GND}$, Switch ON or OFF	25°C Full	1.95 V			1 10	μA
Change in supply current	ΔI_+	$V_{\text{IN}} = V_+ - 0.6 \text{ V}$	Full	1.95 V			500	μA

(1) $T_A = 25^\circ\text{C}$

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TYPICAL CHARACTERISTICS




Figure 1. r_{on} vs V_{COM}




Figure 2. r_{on} vs V_{COM} ($V_+ = 3$ V)




Figure 3. r_{on} vs V_{COM} ($V_+ = 5$ V)




Figure 4. Leakage Current vs Temperature
($V_+ = 5.5$ V)




Figure 5. t_{ON} and t_{OFF} vs V_+




Figure 6. t_{ON} and t_{OFF} vs Temperature
($V_+ = 5$ V)

TYPICAL CHARACTERISTICS (continued)




Figure 7. Frequency Response ($V_+ = 3\text{ V}$)




Figure 8. Total Harmonic Distortion (THD) vs Frequency ($V_+ = 3\text{ V}$)




Figure 9. Power-Supply Current vs Temperature ($V_+ = 5\text{ V}$)

TS5A23157

DUAL 10-Ω SPDT ANALOG SWITCH

SCDS165B–MAY 2004–REVISED SEPTEMBER 2006

PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION
1	IN1	Digital control to connect COM to NO or NC
2	NO1	Normally open
3	GND	Digital ground
4	NO2	Normally open
5	IN2	Digital control to connect COM to NO or NC
6	COM2	Common
7	NC2	Normally closed
8	V ₊	Power supply
9	NC1	Normally closed
10	COM1	Common

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
Δr _{on}	Difference of r _{on} between channels
r _{on(flat)}	Difference between the maximum and minimum value of r _{on} in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) being open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) being open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (NO to COM or NC to COM) in the ON state and the output (NC or NO) being open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Minimum input voltage for logic low for the control input (IN)
V _{IN}	Voltage at IN
I _{IH} , I _{IL}	Leakage current measured at IN
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog outputs (COM/NC/NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog outputs (COM/NC/NO) signal when the switch is turning OFF.
t _{BBM}	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulombs (C) and measured by the total charge induced due to switching of the control input. Charge injection, Q _C = C _L × ΔV _O , C _L is the load capacitance and ΔV _O is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NC to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C _{IN}	Capacitance of IN

PARAMETER DESCRIPTION (continued)

SYMBOL	DESCRIPTION
O_{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state. OFF isolation, $O_{ISO} = 20 \text{ LOG } (V_{NC}/V_{COM})$ dB, V_{COM} is the input and V_{NC} is the output.
X_{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured at a specific frequency and in dB. Crosstalk, $X_{TALK} = 20 \text{ log } (V_{NC1}/V_{NO1})$, V_{NO1} is the input and V_{NC1} is the output.
BW	Bandwidth of the switch. This is the frequency where the gain of an ON channel is –3 dB below the dc gain. Gain is measured from the equation, $20 \text{ log } (V_{NC}/V_{COM})$ dB, where V_{NC} is the output and V_{COM} is the input.
I_+	Static power-supply current with the control (IN) pin at V_+ or GND
ΔI_+	This is the increase in I_+ for each control (IN) input that is at the specified voltage, rather than at V_+ or GND.

PARAMETER MEASUREMENT INFORMATION




Figure 10. ON-State Resistance (r_{on})




Figure 11. ON- and OFF-State Leakage Current ($I_{COM(ON)}$, $I_{NC(OFF)}$, $I_{NO(OFF)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)




Figure 12. Capacitance (C_{IN} , $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NO(OFF)}$, $C_{NC(ON)}$, $C_{NO(ON)}$)

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 13. Turn-On (t_{ON}) and Turn-Off (t_{OFF}) Time




Figure 14. Break-Before-Make (t_{BBM}) Time




Figure 15. Frequency Response (BW)

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 16. OFF Isolation (O_{ISO})




Figure 17. Crosstalk (X_{TALK})




Figure 18. Charge Injection (Q_{C})

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 19. Total Harmonic Distortion (THD)

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS5A23157DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157DGSRE4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157DGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157DGST	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157DGSTE4	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157DGSTG4	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157RSER	ACTIVE	QFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A23157RSE4	ACTIVE	QFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGS (S-PDSO-G10)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Falls within JEDEC MO-187 variation BA.

RSE (R-PQFP-N10)


PLASTIC QUAD FLATPACK



4207268-3/B 07/2006

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.

RSE (R-PQFP-N10)



4208106-3/B 09/06

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated