

Opcode	Mnemonic	Macro operation		Micro operations	NB	Step	Control actions	F ₁	F ₂	ALU output	NB
	(fetch)	[IR] ← [MS(PC)]	1	[MAR] ← [PC]		1	E _{PC} , C _{MAR}	0	0	Zero	00="0"
			2	[IR(0:7)] ← [MS(MAR)]		2	R, E _{MS} , C _{IR}	0	1	Q+1	01=" +1"
		[PC] ← [PC] + 1	3	[ALU(Q)] ← [PC]		3	E _{PC}	1	0	Q+P	
			4	[ALU(F)] ← 01 ("Q+1")		3	F ₁ =0 & F ₂ =1	1	1	Q-1	11=" -1"
			5	[ALUreg] ← [ALU]		3	C _{ALUR}				
			6	[PC] ← [ALUreg]		4	E _{ALUR} , C _{PC}				
000	CLEAR	[D0] ← 0	1-4	Same as INC1, with F=00 ("Zero") - but NOTE step 1 is not applicable & shouldn't be included...	• Opcodes of CLEAR, INC1, ADD# and DEC1 match ALU(F) for neatness. • Opcodes 000-011 are arithmetic instructions.						
001	INC1	[D0] ← [D0] + 1	1	[ALU(Q)] ← [D0]	Can't use P input as need ALU to do Q+1 to increment PC in fetch	1	E _{D0}				
			2	[ALU(F)] ← 01 ("Q+1")		1	F ₁ =0 & F ₂ =1				
			3	[ALUreg] ← [ALU]		1	C _{ALUR}				
			4	[D0] ← [ALUreg]		2	E _{ALUR} , C _{D0}				
010	ADD# v	[D0] ← [D0] + v	1	[ALU(P)] ← [D0]	Need ALU(P) = D0 as well as ALU(Q) = main bus for ADD#	1	No control actions required				
			2	[ALU(Q)] ← [IR(0:4)]		1	E _{IR}				
			3	[ALU(F)] ← 10 ("Q+P")		1	F ₁ =1 & F ₂ =0				
			4	[ALUreg] ← [ALU]	This is why ALUreg is necessary: otherwise ALU would simultaneously feed and be fed by main bus.	1	C _{ALUR}				
			5	[D0] ← [ALUreg]		2	E _{ALUR} , C _{D0}				
011	DEC1	[D0] ← [D0] - 1	1-4	Same as INC1, with F=11 ("Q-1")							
100	JMP loc	[PC] ← loc	1	[PC] ← [IR(0:4)]		1	E _{IR} , C _{PC}				
101	BUZ loc / BNZ loc / BZC loc / BNE loc	If Z is not 0 then [PC] ← loc	1	If Z is not 0 then [PC] ← [IR(0:4)]		1	If Z is not 0 then E _{IR} , C _{PC}				
110	LOAD loc	[D0] ← [MS(loc)]	1	[MAR] ← [IR(0:4)]		1	E _{IR} , C _{MAR}				
			2	[D0] ← [MS(MAR)]		2	R, E _{MS} , C _{D0}				
111	STORE loc	[MS(loc)] ← [D0]	1	[MAR] ← [IR(0:4)]		1	E _{IR} , C _{MAR}				
			2	[MS(MAR)] ← [D0]		2	E _{D0} , W				

- NB macro operations don't mention register widths, MAR, or operand encoding. Micro operations add this detail.
- Control action timing assumptions:
 - can enable an output somewhere and clock it in somewhere else in one step.
 - enable inputs are level triggered
 - clock inputs are edge triggered: they are activated on a negative-going transition (from high to low).
 - ALU can be given inputs (via enabling some outputs), calculate, and CALUR can be clocked in same step.
 - However, EALUR must be enabled in the next step.
 - Therefore clock actions are always the last within a step.
 - Main store is quick enough to be given an address in one step, then in next step, R, EMS and output can be used.

E_{MS}
E_{IR}
E_{PC}
E_{D0}
E_{ALUR}

C_{MAR}
C_{IR}
C_{PC}
C_{D0}
C_{ALUR}

F₁
F₂

R
W

Z
C_{CU}