Opcode	Mnemonic	Macro operation	Micro step	Micro operations	Control step	Control actions
	(fetch step A)	[IR] ← [MS(PC)]	1	[MAR] ← [PC]	1	Epc, Cmar
			2	[IR(0:7)] ← [MS(MAR)]	2	R, E _{MS} , C _{IR}
	(fetch step B)	[PC] ← [PC] + 1	3	[ALU(Q)] ← [PC]	3	E _{PC}
			4	[ALU(F)] ← 01 ("Q+1")	3	F ₁ =0 & F ₂ =1
			5	[ALUreg] ← [ALU]	3	C _{ALUR}
			6	[PC] ← [ALUreg]	4	E _{ALUR} , C _{PC}
000	CLEAR	[D0] ← 0	1	[ALU(F)] ← 00 ("Zero")	1	F ₁ =0 & F ₂ =0
			2	[ALUreg] ← [ALU]	1	C _{ALUR}
			3	[D0] ← [ALUreg]	2	E _{ALUR} , C _{D0}
001	INC1	[D0] ← [D0] + 1	1	[ALU(Q)] ← [D0]	1	E _{D0}
			2	[ALU(F)] ← 01 ("Q+1")	1	F ₁ =0 & F ₂ =1
			3	[ALUreg] ← [ALU]	1	C _{ALUR}
			4	[D0] ← [ALUreg]	2	E _{ALUR} , C _{D0}
010	ADD# n	[D0] ← [D0] + v	1	[ALU(P)] ← [D0]	1	No control actions required
			2	[ALU(Q)] ← [IR(0:4)]	1	EIR
			3	[ALU(F)] ← 10 ("Q+P")	1	F ₁ =1 & F ₂ =0
			4	[ALUreg] ← [ALU]	1	C _{ALUR}
			5	[D0] ← [ALUreg]	2	E _{ALUR} , C _{D0}
011	DEC1	[D0] ← [D0] - 1	1	[ALU(Q)] ← [D0]	1	E _{D0}
			2	[ALU(F)] ← 11 ("Q-1")	1	F ₁ =1 & F ₂ =1
			3	[ALUreg] ← [ALU]	1	C _{ALUR}
			4	[D0] ← [ALUreg]	2	E _{ALUR} , C _{D0}
100	JMP loc	[PC] ← loc	1	[PC] ← [IR(0:4)]	1	E _{IR} , C _{PC}
101	BUZ loc / BNZ loc / BZC loc / BNE loc	If Z is not 0 then [PC] ← loc	1	If Z is not 0 then [PC] ← [IR(0:4)]	1	If Z is not 0 then E _{IR} , C _{PC}
110	LOAD loc	[D0] ← [MS(loc)]	1	[MAR] ← [IR(0:4)]	1	EIR, CMAR
			2	[D0] ← [MS(MAR)]	2	R, E _{MS} , C _{D0}
111	STORE loc	[MS(loc])] ← [D0]	1	[MAR] ← [IR(0:4)]	1	EIR, CMAR
			2	[MS(MAR)] ← [D0]	2	E _{D0} , W