


CPU GEMM Blocking & optimization

carlushuang@hotmail.com


1). Gemm blocking, described in blislab (col major)







X86_64, Use avx256, ymm0-15, total <u>16 registers</u>, 256bit each(can load 8 float)



2). Micro kernel design for X86_64, avx256 (col major)

For k: 0->KC-1


load MR float of A into register
load NR float of B into register
dot product MR, NR,
accumulate into MR*NC C


End for
Store MR*NC C into memory

Load NR*MR C into register

```
"vmovaps 0*32(%%rax), %%ymm0
                                     \n" // A panel 0
"vmovaps 1*32(%%rax), %%ymm1
                                     \n" // A panel 1
"vbroadcastss 0*4(%%rbx), %%ymm2
                                     \n" // B broadcast 0
"vbroadcastss 1*4(%%rbx), %%ymm3
                                     \n" // B broadcast 1
"vfmadd231ps %%ymm0, %%ymm2, %%ymm4
                                     \n"
"vfmadd231ps %%ymm1, %%ymm2, %%ymm5
"vfmadd231ps %%ymm0, %%ymm3, %%ymm6
"vfmadd231ps %%ymm1, %%ymm3, %%ymm7
"vbroadcastss 2*4(%%rbx), %%ymm2
                                     \n" // B broadcast 2
"vbroadcastss 3*4(%%rbx), %%ymm3
                                     \n" // B broadcast 3
"vfmadd231ps %%ymm0, %%ymm2, %%ymm8
"vfmadd231ps %%ymm1, %%ymm2, %%ymm9
"vfmadd231ps %%ymm0, %%ymm3, %%ymm10 \n"
"vfmadd231ps %%ymm1, %%ymm3, %%ymm11 \n"
"vbroadcastss 4*4(%%rbx), %%ymm2
                                     \n" // B broadcast 4
"vbroadcastss 5*4(%%rbx), %%ymm3
                                     \n" // B broadcast 5
"vfmadd231ps %%ymm0, %%ymm2, %%ymm12 \n"
"vfmadd231ps %%ymm1, %%ymm2, %%ymm13 \n"
"vfmadd231ps %%ymm0, %%ymm3, %%ymm14 \n"
"vfmadd231ps %%ymm1, %%ymm3, %%ymm15 \n"
```

5. Loop MR: M





load MR*NR of C into register
for k = 0 -> KC:
 load MR*1 of A into register
 load NR*1 of B into register
 perform C += A*B
end
Store MR*NR of C into memory

3). More detailed consideration for size choice of MC/NC/KC/MR/NR


L1 consideration:

Micro kernel is preferred all in L1

Hence B panel(NR*KC) can make sure not evicted from L1 cache*


* LRU cache update

Further: consider CACHE_LINE_SIZE alignment



L2 consideration:

Loop5 is preferred all in L2




Hence A block(MC*KC) can make sure not evicted from L2 cache*


* LRU cache update

Further: consider CACHE_LINE_SIZE alignment

3. Loop MC: M (GEPB, in GOTO)



Macro Kernel



L3 consideration:

Loop4(macro kernel) is preferred all in L3


Hence B block(NC*KC) can make sure not evicted from L3 cache* * LRU cache update

Further: consider CACHE_LINE_SIZE alignment

5. Loop MR: MC

____ L3

register



Micro Kernel NR MR H= X KC

TLB consideration: (only L1D TLB)

In every micro kernel, TLB miss preferred not happen:

2*TA + TB + TC < T_entry_total</pre>

TA: TLB entry used for A block(MR*KC)

TB: TLB entry used for B block(KC*NR)

TC: TLB entry used for C block(MC*NR)

2*TA, current TA and next loop TA. TC is not multipled by 2 because in current layout(col major), each col use probably the same TLB entry for every loop of MR*NR of C.

TA: CEIL(MR*KC*d_size/PAGE_SIZE)+1


TB: CEIL(NR*KC*d_size/PAGE_SIZE)+1


TC: up to MR (assume ldc is every big)

CEIL()+1, is the worst case a memory can consume of PAGE_SIZE. e.g, for 4K page, a 5K memory can cover at least 2 pages, but can consume 3 pages in the worst case.


*Note: TLB miss can take a big place when M/N/K is big enough.(>4K)

*Note: L1D TLB entry is not big enough to cover loop5 on my x86 cpu. But if entry size is very big, or the MR/MR/KC is not so big due to L1/L2/L3 consideration, maybe can try to cover loop2 when analysis TLB.





row major



col major

L1 consideration:

L2 consideration:

L3 consideration:

L1D TLB consideration:

2*TA + TB + TC < T_entry_total

TA: CEIL(MR*KC*d_size/PAGE_SIZE)+1
TB: CEIL(NR*KC*d_size/PAGE_SIZE)+1

TC: up to MR (assume ldc is every big)

row major

L1 consideration:

L2 consideration:

NC*KC + MR*KC + MR*NC + MR*KC + MR*NC <
L2 size/(dtype size)

L3 consideration:

L1D TLB consideration:

TA + 2*TB + TC < T_entry_total

TA: CEIL(MR*KC*d_size/PAGE_SIZE)+1
TB: CEIL(NR*KC*d size/PAGE SIZE)+1

TC: up to MR (assume ldc is every big)

Further work:

- 1. Finetune difference MC/KC/NC... parameters for different M/K/C
- 2. Consider different micro kernel
- 3. Multiple CPU support
- 4. Different architecture support, like AMD Zen.