
New architecture: 4 layouts / 2 circuits
Native process speed ratio
rebuild
reuse
0.0
0.2
0.4
0.6
0.8
1.0
Stock → pipeline
Corrected serial → pipeline
Per-group → pipeline
One rebuild, then cache reuse; shared host
Native batch speed ratio
tseng stock→pipeline
tseng per_group→pipeline
des stock→pipeline
des per_group→pipeline
0.98
1.00
1.02
1.04
1.06
1.08
1.10
1.12
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
Requests per batch (correlated prefixes)