

R5 has no implemented frequency: cycles only, not FPGA latency. CPU reference budget is not an FPGA measurement.