
Matched comparisons within each panel; no cross-workload FPGA speedup claim
A Complete tiny native graph — functional AXI
thousand RTL cycles
289.4
275.3
265.2
heap127
+ labels64
+ costs64
B Same tiny graph — bounded synthetic AXI
thousand RTL cycles
2092
2625
1212
1064
996
F0
cache off
heap31
dual engine
combined
C tseng — resident kernel, measured
milliseconds, median of 3
37.0
679.7
CPU, 8 cores
CUDA, H100
D tseng — complete wire builder, measured
seconds, median of 3 (log scale)
0.05
0.07
0.04
0.21
0.05
1.10
flat
per_group
pipeline
stock
CPU adapter
CUDA adapter