



FPGA: functional RTL cycles at an internal OOC STA-verified clock; reset/writeout included. External AXI integration and board timing are unverified.