Supplemental CPU order control: six permutations, kept separate from original seven blocks





Each worker includes fresh preparation and TWO complete 1,062-net batches; compact includes template training.
Shared host/cache; 14-site model. No cold-cache, confidence-interval or causal-effect claim.
Excludes acquisition, device transfer and physical readback. These are CPU results, not FPGA speedups.