Answer each question in a different answer sheet. Available time: 3h

1. (2.5 points) A design project aims at improving the performance of a mobile device that has a Qualcomm processor at 1.4GHz and a Mali-G71 MP8 GPU, with a production cost of 300 €. The designers want to evaluate different alternatives from the cost/performance point of view.

In order to evaluate the alternatives, a test software will be used that takes 10.5 seconds to execute on the original device. A profiler indicates that such a software uses 55% of the time executing CPU operations. The rest of the time is consumed by operations on the GPU and other devices.

After replacing the GPU by a Mali-G71 MP20, which offers an improvement of 150% over the original GPU, the test software takes 8.9 seconds to execute. The cost increase of this new GPU is 50€.

Answer the following questions:

- (a) What is the overall speedup obtained when replacing the GPU?
- (b) In the original device, what fraction of the execution time did the test software devote to operations with the GPU? And to operations with other devices?
- (c) If the processor of the original device is replaced by one with the same architecture, but running at 2.0 GHz and with a cost increase of 70€. What global speedup will be obtained?
- (d) What global speedup will be obtained if we simultaneously apply the changes proposed in the two previous sections to the original device? Consider that this change increases the cost by 100€.
- (e) Finally, from the cost/performance point of view, what alternatives are interesting: replace the GPU, the processor, or both of them?

# Solución:

(a) What is the overall speedup obtained when replacing the GPU?

The overall speedup is  $S'_{qpu} = \frac{T_{eo}}{T_o} = \frac{10.5}{8.9} = 1.18$  thus improving by a factor of 1.18 or by 18%.

(b) In the original device, what fraction of the execution time did the test software devote to operations with the GPU? And to operations with other devices?

Applying Amdahl's law,

$$S'_{gpu} = \frac{1}{1 - F_{gpu} + \frac{F_{gpu}}{S_{gpu}}} \tag{1}$$

We just computed  $S'_{gpu}$ , and  $S_{gpu}=2.5$  because the new GPU improves performance by 150%. Thus, we can compute  $F_{gpu}$ ,

$$F_{gpu} = \frac{S_{gpu}(S'_{gpu} - 1)}{S'_{gpu}(S_{gpu} - 1)} = \frac{2.5(1.18 - 1)}{1.18(2.5 - 1)} = 0.254$$
 (2)

Thus, the fraction of the execution time originally devoted to GPU operations was 25.4%.

The rest of components represent the fraction that remains after removing the fractions of the processor and the GPU:  $F_{rest} = 100 - 55 - 25.4 = 19.6\%$ .

(c) If the processor of the original device is replaced by one with the same architecture, but running at 2.0 GHz and with a cost increase of 70€. What global speedup will be obtained?

Applying Amdahl's law,

$$S'_{cpu} = \frac{1}{1 - F_{cpu} + \frac{F_{cpu}}{S_{conv}}}$$
 (3)

We know that  $F_{cpu}=0.5$ , and we can compute  $S_{cpu}=\frac{2Ghz}{1.4Ghz}=1.429$ . Thus, we have:

$$S'_{cpu} = \frac{1}{1 - 0.55 + \frac{0.55}{1.429}} = 1.198 \tag{4}$$

The global speedup is 1.198 or 19.8%.

(d) What global speedup will be obtained if we simultaneously replace the processor and the GPU? Consider that this change increases the cost by 100€.

Applying Amdahl's law for several components,

$$S' = \frac{1}{1 - F_{cpu} - F_{gpu} + \frac{F_{cpu}}{S_{cpu}} + \frac{F_{gpu}}{S_{gpu}}}$$
(5)

we have got all the values we need,

$$S' = \frac{1}{1 - 0.55 - 0.254 + \frac{0.55}{1.429} + \frac{0.254}{2.5}} = 1.465$$
 (6)

In this case, the improvement will be 1.465 or 46.5%.

- (e) Finally, from the cost/performance point of view, what alternatives are interesting: replace the GPU, the processor, or both of them?
  - i. New GPU: performance improvement: 18%, cost increment: 50/300 = 16.67%.
  - ii. New processor: performance improvement: 19.8%, cost increment: 70/300 = 23.33%.
  - iii. New CPU and processor: performance improvement: 45.6%, cost increment: 100/300 = 33.33%.

Alternatives 1) and 3) are interesting from the cost/performance point of view, 3) being the most interesting one.

2. (2.5 points) On an Infineon ARM Cortex M4 microcontroller with a clock frequency of 200 MHz and with a load/store instruction set, several concurrent tasks are executed. These tasks share resources and, in order to synchronize access to them, *test-and-set* operations are employed, in which atomicity is achieved by disabling interrupts.

After studying the load generated by the tasks, the following distribution of operations is obtained:

| Operation | %  | CPI |
|-----------|----|-----|
| ALU       | 36 | 1   |
| Load      | 24 | 2   |
| Store     | 12 | 2   |
| Branches  | 18 | 1.5 |
| di        | 4  | 1   |
| ei        | 6  | 1   |

The engineers are considering introducing a modification in the architecture so that the *test-and-set* operation could be implemented in a single instruction. This way, all the previous code would be replaced with:

Such instruction would have a CPI of 3. The clock frequency does not change.

- (a) Compute the CPI of the original processor, as well as the execution time in seconds of a task consisting of *n* instructions.
- (b) Knowing that in the original processor 50% of the *di* instructions are used in *test-and-set* operations, compute the new distribution of instructions in the modified processor.
- (c) On the modified processor, compute the CPI as well as the number of instructions for a task that had n instructions in the original processor.
- (d) Compute the speedup achieved by the new architecture.

### Solución:

(a) Compute the CPI of the original processor, as well as the execution time in seconds of a task consisting of n instructions.

$$CPI = 0.36 \times 1 + 0.24 \times 2 + 0.12 \times 2 + 0.18 \times 1.5 + 0.04 \times 1 + 0.06 \times 1 = 1.45$$
 (7)

$$T_e = I \times CPI \times T = n \times 1.45 \times 200^{-1} \times 10^{-6} = n \times 7.25 \times 10^{-9} seconds$$
 (8)

(b) Knowing that in the original processor 50% of the *di* instructions are used in *test-and-set* operations, compute the new distribution of instructions in the modified processor.

The original 5 instructions that implemented the *test-and-set* will be replaced in the new processor by a single instruction. As a reference, we know that 50% of the di instructions of the original processor were used for this purpose. Looking at the table we see that the di instructions represent 4% of the total. Thus, for every 4 di instructions in the original processor, 4\*0.5=2 are used to implement the *test-and-set*. Therefore, we must subtract this number of di instructions from the original number, and in the same amount to the ALU, LOAD, STORE, and ei instructions that will neither will be used (see attached table). On the other hand, TaS instructions will appear with the same amount.

Since the new distribution (see column #' of the table) does not total 100, but 92, we will have to normalize by this value to obtain the percentages of the new distribution (see column %' of the table).

| Operation | %   | CPI | #'      | %'   | CPI' |
|-----------|-----|-----|---------|------|------|
| ALU       | 36  | 1   | 36-2=34 | 37   | 1    |
| Load      | 24  | 2   | 24-2=22 | 23.9 | 2    |
| Store     | 12  | 2   | 12-2=10 | 10.9 | 2    |
| Branches  | 18  | 1.5 | 18      | 19.6 | 1.5  |
| di        | 4   | 1   | 4-2=2   | 2.2  | 1    |
| ei        | 6   | 1   | 6-2=2   | 4.4  | 1    |
| TaS       | -   | -   | +2=2    | 2.2  | 3    |
| Total     | 100 | -   | 92      | 100  | -    |

(c) On the modified processor, compute the CPI as well as the number of instructions for a task that had n instructions in the original processor.

$$CPI' = 0.37 \times 1 + 0.239 \times 2 + 0.109 \times 2 + 0.196 \times 1.5 + 0.022 \times 1 + 0.044 \times 1 + 0.022 \times 3 = 1.49$$
 (9)

In the new processor, a task that originally had n instructions would now have  $0.92 \times n$  instructions.

(d) Compute the speedup achieved by the new architecture.

We need to know the new execution time,

$$T'_e = I' \times CPI' \times T' = 0.92 \times n \times 1.49 \times 200^{-1} \times 10^{-6} = n \times 6.854 \times 10^{-9} seconds$$
 (10)

Thus, the speedup is

$$S = \frac{T_e}{T_e'} = \frac{n \times 7.25 \times 10^{-9}}{n \times 6.854 \times 10^{-9}} = 1.0578$$
 (11)

Therefore, the new architecture achieves an improvement of 5.78%.

3. (2.5 points) There is a MIPS processor in which the following loop is executed:

```
1.d f1, 0(r1)
loop:
        1.d f2, 0(r2)
        add.d f4, f1, f7
        add.d f5, f2, f8
        div.d f7, f6, f1
        div.d f8, f6, f2
        mul.d f5, f4, f5
        sub.d f5, f5, f10
        s.d f5, 0(r3)
        daddi r1, r1, 8
        daddi r2, r2, 8
        daddi r3, r3, 8
        bne r1, r5, loop
                           # when executed, it ends the program
        trap 0
        <next1>
        <next2>
        <next3>
```

The processor has the following floating-point multi-cycle operators:

- Add/Subtract. Lat= 2, IR= 1, stages A1, A2.
- Multiplier. Lat= 3, IR= 1, stages M1, M2, M3.
- Divider. Lat= 5, IR= $\frac{1}{5}$ , stages D1, D2, D3, D4, D5.

The structural and data hazards are detected at the ID stage, inserting as many stall cycles as necessary and, in the case of data hazards, using shortcircuits whenever possible.

The control hazards are solved by means of the predict-not-taken technique. The computation of the branch condition, the branch target address, and the PC update are made at the stage ID.

Taking into account that the integer and memory instructions use the classic 5-stage pipeline: IF, ID, EX, ME, and WB, while multi-cycle instructions use IF, ID, < execution in the corresponding multi-cycle operator >, and WB, and that there are two register files (1 for floating point and 1 for integers) with 2 read ports and 1 write port per file:

- (a) The instruction-time diagram for the first iteration, including the instruction that is executed after bne.
- (b) If it has been necessary to introduce stall cycles due to hazards in the question ??, identify for each case the type of hazard and the instructions involved, explaining the reason for stall cycles.

- (c) From the previous diagram, indicate the execution time of an iteration (in cycles) when the predictor hits and when the predictor misses.
- (d) What would happen if this same code (**without any modification**) was executed on a processor that would solve the control hazards by means of the delayed branch technique? Reason the answer.

### Solución:

(a) The instruction-time diagram for the first iteration, including the instruction that is executed after bne.

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
         loop:
                                 IF ID EX ME WB
                                   IF ID A1 A2 WB
         add.d f4, f1, f7
         add.d f5, f2, f8
div.d f7, f6, f1
div.d f8, f6, f2
                                     IF ID A1 A2 WB
                                              IF ID D1 D2 D3 D4 D5 WB
                                                IF <u>ID ID ID ID</u> ID D1 D2 D3 D4 D5 WB
         mul.d f5, f4, f5
                                                     <u>IF IF IF IF IF ID M1 M2 M3 WB</u>
          sub.d f5, f5, f10
                                                                        IF <u>ID</u> <u>ID</u> ID A1 A2 WB
          s.d f5, 0(r3)
                                                                            \underline{\text{IF}} \underline{\text{IF}} \underline{\text{IF}} \underline{\text{ID}} \underline{\text{EX}} \underline{\text{ME}} \underline{\text{WB}}
          daddi r1, r1, 8
                                                                                       IF ID EX ME WB
          daddi r2, r2, 8
                                                                                           IF ID EX ME WB
          daddi r3, r3, 8
                                                                                               TF TD EX ME WB
         bne r1, r5, loop
                                                                                                   IF ID EX ME WB
         trap 0
                                                                                                      IF X
loop: l.d f1, 0(r1)
                                                                                                          IF ID EX ME WB
```

- (b) If it has been necessary to introduce stall cycles due to hazards in the question ??, identify for each case the type of hazard and the instructions involved, explaining the reason for stall cycles.
  - Hazard 1 structural. The division operator is not pipelined. The instructions involved are div.d f7, f6, f1 and div.d f8, f6, f2. The second division has to wait until the first one ends.
  - **Hazard 2** data. The instruction sub.d f5, f5, f10 can not proceed until the value of the f5 register is available. Therefore, two stall cycles are inserted and then a shortcircuit from WB to A1 is activated at cycle 16.
- (c) From the previous diagram, indicate the execution time of an iteration (in cycles) when the predictor hits and when the predictor misses.

The penalty for a missprediction is only 1 clock cycle because the PC update is done at stage ID

```
Hit = 19 cycles.
Miss = 20 cycles.
```

(d) What would happen if this same code (**without any modification**) was executed on a processor that would solve the control hazards by means of the delayed branch technique? Reason the answer.

It would happen that it would not iterate since the trap instruction would be part of the *Delay-slot*, and when executed, the program would end. The solution consists of placing a valid instruction in the *Delay-slot* if it is found, or a NOP instruction otherwise, leaving the trap outside the *Delay-slot*.

## 4. (2.5 points)

The following program copies the non-zero components of the source vector to the destination vector.

```
i = 0;
j = 0;
n = 10;
do
{
   if (source[i] != 0) /* Branch b1 */
   {
       destination[j] = source[i];
       j++;
   }
   i++;
   n--;
}
while (n != 0) /* Branch b2 */
```

This program is translated by a compiler into the following MIPS64 assembly code.

```
daddi r1,r0,0  # r1 = Address of the source vector
  daddi r2,r0,80  # r2 = Address of the destination vector
  daddi r3,r0,10  # r3 = Loop control (n)

loop: ld r10,0(r1)
  daddi r1,r1,8
  beqz r10,fi  # Branch b1 (taken if source[i] == 0)
  sd r10,0(r2)
  daddi r2,r2, 8

fi: daddi r3,r3,-1
  bnez r3,loop  # Branch b2 (taken if n != 0)
  trap 0
  nop
  nop
  nop
  nop
  nop
  nop
  nop
```

This code is executed on a pipelined MIPS64 processor with the usual 5 stages, resulting in the following instruction-time diagram for the first iteration of the loop.

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14
loop: ld r10,0(r1) IF ID EX ME WB
    beqz r10,fi
                     IF ID EX ME WB
    sd r10,0(r2)
                        TF TD X
    daddi r2,r2,#8
                           IF X
fi: daddi r3, r3, -1
                             IF ID EX ME WB
    bnez r3, loop
                                 IF ID EX ME WB
    trap #0
                                   IF ID X
    nop
                                     TF X
loop: ld r10,0(r1)
                                        IF ID EX ME WB
```

Taking into account that the processor has a dynamic BTB predictor with 1 bit for the branch condition, and assuming that the BTB is empty at the beginning of the execution of the program, it is requested, **reasoning the answers**:

- (a) At what stage is the PC updated when the branch is taken? At what stage is the branch condition computed?
- (b) In the attached sheet, complete the trace of the execution of branch b2. With respect to this branch, how many times will the predictor hit?
- (c) Assuming that the source vector contains the components 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, complete in the attached sheet the execution trace of branch b1. With respect to this branch, how many times will the predictor hit?
- (d) It has been decided to replace the one-bit predictor with a two-bit predictor with hysteresis and states *Stronly Not Taken* (SNT), *Weakly Not Taken* (WNT), *Weakly Taken* (WT), and *Strongly Taken* (ST). Assuming that the BTB entry for the branch b1 is in the SNT state before the execution of the program, and that the source vector contains the same components as above, complete in the attached sheet the execution trace of branch b1. How many times will the predictor hit with respect to branch b1?

#### Solución:

(a) At what stage is the PC updated when the branch is taken? At what stage is the branch condition computed?

If the following detail of the instructions-time diagram is observed,

it can be seen that the correct instruction ld r10,0(r1) is fetched just after the EX stage of the branch bnez r3, loop (cycle 9), which means that the PC is updated at that stage.

On the other hand, the content of the r3 register, which is used to compute the branch condition, is obtained at the EX stage of instruction daddi r3, r3, -1 (cycle 8), which means that the branch condition must also be computed during the EX stage of the branch (cycle 9).

(b) In the attached sheet, complete the trace of the execution of branch b2. With respect to this branch, how many times will the predictor hit?

Trace of predictor behavior:

```
3
                            5
                                  7
               1
                  2
                         4
                               6
                                      8
                                         9
                                            10
Iteration:
Taken (Yes/No): Yes Yes Yes Yes Yes Yes Yes Yes No
Prediction:
              No Yes Yes Yes Yes Yes Yes Yes Yes
Hit/Miss:
               мининин
```

It hits 8 times.

(c) Assuming that the source vector contains the components 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, complete in the attached sheet the execution trace of branch b1. With respect to this branch, how many times will the predictor hit?

Trace of predictor behavior:

```
Iteration:
source[i]:
                            5
                   2
                      3
                         4
                               6
                                   7
                                      8
                                         9
                                            10
               1
                     0
               0 1
                         1
                           Ω
                               1
                                   Ω
                                      1
                                         Ω
                                            1
Taken (Yes/No):
              Yes No Yes No Yes No Yes No
Prediction:
              No Yes No Yes No Yes No Yes
Hit/Miss:
               M M
                     M M M
                              M
                                  M
                                     M
                                         M
```

It hits 0 times.

(d) It has been decided to replace the one-bit predictor with a two-bit predictor with hysteresis and states *Stronly Not Taken* (SNT), *Weakly Not Taken* (WNT), *Weakly Taken* (WT), and *Strongly Taken* (ST). Assuming that the BTB entry for the branch b1 is in the SNT state before the execution of the program, and that the source vector contains the same components as above, complete in the attached sheet the execution trace of branch b1. How many times will the predictor hit with respect to branch b1?

Trace of predictor behavior:

```
Iteration:
                 1
                     2
                         3
                            4
                                5
                                   6
                                      7
                                          8
                                              9
                                                 10
source[i]:
                 0
                    1
                       0
                            1
                               0 1
                                      0
                                          1
                                             0
                                                 1
Taken (Yes/No):
                Yes No Yes No Yes No Yes No
```

It hits 5 times.