Self Describing Wishbone Bus Specification

Manohar Vanga (BE/CO/HT)

$\mathrm{May}\ 23,\ 2011$

Contents

1	Intr	roduction	2								
2	Spe	Specification									
	2.1	Header	3								
	2.2	ID Block	4								
	2.3	Device Descriptor Block	5								
3	Exa	ample Memory Map	7								
List of Tables											
	1	Wishbone header block structure	3								
	2	Wishbone ID block structure	4								
	3	Wishbone device descriptor structure	5								
\mathbf{L}	ist	of Figures									
	1	Example memory map of a Self-Describing Wishbone bus	7								

1 Introduction

This document describes the specification for the self describing Wishbone bus.

It is advantageous from a software standpoint to have Wishbone peripherals that can be probed automatically. This allows for a clean design of operating system drivers.

This specification introduces a standard that allows the Wishbone bus to be probed easily.

2 Specification

The specification has three parts:

- Header block
- ID block
- Device descriptor block

The following points should be noted:

- All values are big-endian. This has been chosen as it facilitates easy human readability of the values.
- The presence of 64 bit registers does not imply the requirement for a 64 bit wide data bus. Multiple reads can be done using a smaller data bus width (eg. 2 reads on a 32 bit data bus).

2.1 Header

The Wishbone header contains the locations of the device descriptor block and ID block in the Wishbone address space.

The header block can be placed anywhere within the Wishbone address space as long as there is some way for the operating system to find its location. It is recommended that the address of the header be placed into the configuration space of the parent bus. For example, a BAR can be used in the case of PCI, the CR/CSR space in the case of VME and the *config* space in the case of Etherbone.

The structure of the header block is described in Table 1.

Table 1: Wishbone header block structure

Offset	Size (in bytes)	Name	Access	Value	Description
0x00	0x08	WBHDR_MAGIC	RO	0x5344574248656164	Magic number used to ensure that
					there is a valid header present.
0x08	0x08	WBIDB_ADDR	RO	-	Address of the Wishbone ID block. See
					section 2.2 for more information.
0x10	0x08	WBDDB_ADDR	RO	-	Address of the Wishbone device de-
					scriptor block. See section 2.3 for more
					information.

WBHDR_MAGIC (Offset: 0x08)

This field contains a unique value that allows software to ensure that the header contains valid data. If the magic number does not match the expected value, the software should abort immediately.

The magic number in the current version of the specification is expected to be 0x5344574248656164 or the ASCII string "SDWBHead" without the string terminator.

WBIDB_ADDR (Offset: 0x10)

This field contains the address of the Wishbone ID block (see Section 2.2 for more information). The address width can be anything less than or equal to 64 bits. The software reading this field should know what address width to expect.

WBDDB_ADDR (Offset: 0x18)

This field contains the address of the device descriptor block (see Section 2.3 for more information). The address width can be anything less than or equal to 64 bits. The software reading this field should know what address width to expect.

2.2 ID Block

The ID block contains information that uniquely identifies the bitstream within the FPGA.

The ID block additionally contains information about the parent board. This information allows clients unable to access the parent bus memory to know the metadata of the hardware they are accessing.

The structure of the ID block is described in Table 2.

Table 2: Wishbone ID block structure

Offset	Size (in bytes)	Name	Access	Value	Description
0x00	0x08	BSTREAM_TYPE	RO	-	The bitstream type identifier.
0x08	0x04	BSTREAM_VERSION	RO	-	The version of the specific bitstream.
0x0C	0x04	BSTREAM_DATE	RO	-	The synthesis date of the bitstream.
0x10	0x14	BSTREAM_RELEASE	RO	-	The SVN revision number or the SHA-
					1 hash of the Git release.

BSTREAM_TYPE (Offset: 0x00)

The bitstream type should hold a value that uniquely identifies the type of bitstream present in the FPGA. Note that different bitstreams can have the same type with differing versions (see below).

BSTREAM_VERSION (Offset: 0x08)

The bitstream version should hold a value that specifies the version of the bitstream present in the FPGA. This field along with the BSTREAM_TYPE field, should uniquely identify a specific bitstream.

BSTREAM_DATE (Offset: 0x0C)

The bitstream date should be set to the hex-readable date of synthesis of the bitstream. An example of a hex-readable date is 0x20111225 (25th December 2011).

BSTREAM_RELEASE (Offset: 0x10)

This field should specify an identifier for the revision control software used to manage the HDL code for the bitstream type. This allows for the possibility of automatic checking out and loading of bitstreams.

In the case of Git repositories, the 160 bit (20 bytes, 0x14 bytes) value of the commit hash should be stored in this field.

2.3 Device Descriptor Block

The device descriptor block describes all the Wishbone peripherals present on the bus. The block is made of an array of device descriptors which have a structure as described in Table 3.

Offset Size (in bytes) Name Access Value Description 0x000x02WBD_MAGIC RO Magic number used to identify a valid device descriptor. WBD_VER_MAJOR RO 0x020x01The major version of the descriptor format. WBD_VER_MINOR RO 0x030x01The minor version of the descriptor format. 0x040x08VENDOR RO The vendor ID of the vendor of the Wishbone device. 0x0CDEVICE RO The device ID of the Wishbone device. 0x040x100x08HDL_BASE RO Base address (Wishbone) of the Wishbone device. 0x18 0x08HDL_SIZE RO Size (in bytes) of the device address space. WBD_FLAGS RO Device flags. 0x200x04HDL_CLASS 0x240x04RO HDL class. 0x280x04HDL_VERSION ROHDL version. 0x2C0x04HDL_DATE RO HDL generation date. 0x300x10VENDOR_NAME RO Vendor name (ASCII string) DEVICE_NAME 0x40 0x10 RO Device name (ASCII string)

Table 3: Wishbone device descriptor structure

WBD_MAGIC (Offset: 0x00)

This is a unique value used to identify a valid Wishbone device structure. If an invalid magic value is found, it is assumed that there are no more devices to be discovered and the auto-discovery is ended. Thus, it is used as the array terminator for the Wishbone device block.

The magic number in all versions of the specification can be expected to be 0x5742 or the ASCII string "WB" without the string terminator.

WBD_VER_MAJOR (Offset: 0x02)

The major version of the device descriptor format. This field is incompatible between versions. This means that a change in the descriptor structure itself leads to an increase in the major version. An example of a major version change is the extension of HDL_BASE and HDL_SIZE to 16 bytes (128 bits).

WBD_VER_MINOR (Offset: 0x03)

The minor version of the device descriptor format. This field is compatible between versions. This means that a change only in the minor number means the structure is preserved. An example of a minor version change is the addition of a new flag in the WBD_FLAGS field.

This field and WBD_VER_MAJOR can be coalesced into a single WBD_VERSION field if needed.

VENDOR (Offset: 0x04)

The vendor ID of the Wishbone device. The vendor space is a 64 bit space. The space is divided into two sections; reserved and free.

Vendors are free to choose any value within the free space. There is no guarantee of collisions of ID's with other vendors within the free space. In the future, there could possibly be a central repository that allows for guaranteed vendor ID's within the reserved space. The current version of the specification however, provides no guarantee of collisions within the reserved space. If you wish to use ID's from the reserved space, you might need to make modifications to your device in future version of this specification.

It is recommended that the vendor ID be chosen using an established hashing algorithm by feeding it uniquely identifying fields. The recommended fields to use are the vendor name string, a 128 bit random seed and a timestamp. It is recommended to use the MD5 hash of these fields and take the 8 least significant bytes from the resulting hash.

DEVICE (Offset: 0x0C)

The device ID of the Wishbone device. Together with the vendor ID, the device ID may be used to match device drivers. The format can be specified in any way by a vendor as the software reading this field will be specific to each vendor (selected based on the metadata stored in the parent board) and is expected to know how to decode this field.

HDL_BASE (Offset: 0x10)

This field contains the base address of the Wishbone device. The address width can be anything less than or equal to 64 bits. The software reading this field should know what address width to expect.

HDL_SIZE (Offset: 0x18)

This field contains the size of the address space of this device. The address width can be anything less than or equal to 64 bits. The software reading this field should know what address width to expect.

WBD_FLAGS (Offset: 0x20)

Currently undefined.

HDL_CLASS (Offset: 0x24)

The class of the Wishbone device. The class is used to identify a device with a specific register map, so a host driver can handle all devices of the same class, irrespective of vendor and device numbers. This is similar to PCI or USB devices.

HDL_VERSION (Offset: 0x28)

This field specifies the version of the Wishbone device. The format can be specified in any way by a vendor as the software reading this field will be specific to each vendor (selected based on the metadata stored in the parent board) and is expected to know how to decode this field.

HDL_DATE (Offset: 0x2C)

The HDL date should be set to the hex-readable date of synthesis of the Wishbone device. An example of a hex-readable date is 0x20111225 (25th December 2011).

VENDOR_NAME (Offset: 0x30)

The ASCII string representation of the vendor name. The string should be terminated with the ASCII value 0, thus allowing for a maximum of 15 characters.

DEVICE_NAME (Offset: 0x40)

The ASCII string representation of the device name. The string should be terminated with the ASCII value 0, thus allowing for a maximum of 15 characters.

3 Example Memory Map

Figure 1 illustrates the structure of the Wishbone memory map for a bitstream containing three Wishbone devices. There is a single header block that has the addresses of the other blocks. There is a single ID block containing metadata regarding the bitstream along with a single device descriptor block containing descriptors for the three devices present in the bitstream.




Figure 1: Example memory map of a Self-Describing Wishbone bus