
bd_demo (Vivado block design)
CLK100MHZ
clk_wiz
100 -> 50 MHz
locked
CPU_RESETN
proc_sys_reset
HORNET RV32IMF SoC
(packaged IP,
hornet_soc)
m_axi
Xilinx AXI GPIO
@ 0x4000_0000
LED[15:0]
UART (USB)