
hornet_board (FPGA top)
CLK100MHZ
MMCME2_BASE
100 MHz x 10 /
CLK_DIV
clk
locked
CPU_RESETN
Reset synchroniser
3 flops
rst_n
hornet_soc
IMEM_SIZE, DMEM_SIZE
IMEM_INIT, DMEM_INIT
CLK_FREQ, BAUD
BOOT_ADDR
RV_M, RV_F
UART_RXD_OUT
UART_TXD_IN
LED[15:0]
SW[15:0], BTN C/U/L/R/D
JA[7:0] (Pmod, tri-state)
m_axi
axil_error_slave
(DECERR)