
data_router
req, addr
Address decode
IMEM | DMEM | AXI | none
IMEM port B
always grant,
answer next cycle
DMEM
core
data port
pend_q: target of the
outstanding request
(routes the response)
rvalid, rdata, err
none: error response
in the next cycle
(access fault)
obi_axil_bridge
idle -> busy on req
write: AWVALID + WVALID
read: ARVALID
wait for B or R
SLVERR/DECERR -> err
AXI4-Lite
axil_xbar
address & MASK == BASE
-> slave select
no match: DECERR
responder
timer, UART, GPIO, sysctl, m_axi