
hornet_core (RV32IM: RV_M = 1, RV_F = 0)
IF
ID
EX
MEM
WB
Fetch unit
PC, request/grant,
1-entry buffer
Control unit
RV32I + M
others illegal
Integer registers
x1–x31
Float registers
not built
ALU, branches,
JALR, forwarding
Divider
DIV[U], REM[U]
FPU
not built
Load/store unit
byte enables,
misaligned check
Multiplier
MUL, MULH[S][U]
CSR unit
machine mode
no F CSRs,
mstatus.FS = 0
Load align,
register write,
RVFI
Hazard unit and pipeline control (the same in every configuration)
instruction port
data port
Configuration
misa = 0x4000_1100
M instructions:
executed
F instructions, F CSRs:
illegal (trap)