
program
(riscv-tests, random,
RISCV-DV)
GCC
-> ELF
Spike
--log-commits --priv=m
(reference)
Verilator: hornet_tb
core + memory model
(+mem_stall wait states)
commit log
pc, insn, x/f write,
memory access
RVFI trace
(same format)
compare line by line
(cycle/time reads
masked)
PASS / FAIL