
ex_stage
ID/EX
EX/MEM
result
a (rs1)
b (rs2)
c (rs3)
Operand capture (first cycle of a multi-cycle unit)
ALU
src1: rs1 or pc
src2: rs2 or imm
pc+4
Branch / JALR
compare, target, target+4
div (M)
fpu_top (F)
fflags
selects from the hazard unit
MEM value
WB value
redirect, target, target+4
busy (divider or FPU not done)