
fpu_top
single-cycle
a, b, c
op, rm
fpu_decoder (a, b)
sign, exponent,
class bits
fpu_sign_inj
fpu_min_max
fpu_compare
fpu_classifier
move (FMV)
result, flags (NV DZ OF UF NX)
multi-cycle
a, b, c, rm,
start, kill
fpu_fma + fpu_round
add, sub, mul, fused
6 cycles
fpu_divsqrt + fpu_round
divide, square root
up to 29
fpu_cvt
int <-> float, rounding
3 cycles
Output register
result, flags
(rounding is not on
the EX/MEM path)
done