
tb/hornet_tb.sv (core)
hornet_core
4 MB memory
at 0x8000_0000
random grant and
response delays
RVFI -> trace file
(Spike format),
consistency checks
devices: tohost,
interrupt lines
(0xF000_0000),
bus-error region
tb/soc_tb.sv (SoC)
hornet_soc
IMEM/DMEM images
UART decoder (output)
UART driver (+uart_in)
AXI4-Lite RAM 4 KB
at 0x4000_0000, SLVERR
elsewhere
EXIT register:
0 = PASS
GPIO loopback: out -> in,
fast IRQ pins and
external interrupt
tb/fpu_tb.sv (FPU)
vector file
op rm a b c
result flags
fpu_top
bit-exact compare
of result and flags