# **SYNOPSYS®**

# **DesignWare Building Block IP**

**User Guide** 

# **Copyright Notice and Proprietary Information**

Copyright © 2011 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Registered Trademarks (®)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, CoMET, Confirma, CODE V, Design Compiler, DesignWare, EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis, HAPS, HapsTrak, HDL Analyst, HSIM, HSPICE, Identify, Leda, LightTools, MAST, METeor, ModelTools, NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, Syndicated, Synplicity, the Synplicity logo, Synplify, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

#### Trademarks (™)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomExplorer, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIMplus, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Intelli, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Macro-PLUS, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, RippledMixer, Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-SimXT, StarRC, System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

#### Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited.

Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

PCI Express is a trademark of PCI-SIG.

All other product or company names may be trademarks of their respective owners.

Synopsys, Inc. 700 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

# **Contents**

Preface	7
1.1 About This Manual	
1.1.1 Web Resources	
1.1.2 Manual Overview	
1.1.3 Typographical and Symbol Conventions	8
1.2 Getting Help	8
1.2.1 Additional Information	
1.3 Comments?	
Chapter 1	11
Introduction	
1.0.1 A Library Strategy for High-Level Design	
1.0.2 The Structure of the Supporting Libraries	
1.1 How Do I Use DesignWare Building Block IP?	
1.1.1 Inference	
1.1.2 Instantiation	
1.2 Where Do I Get the DesignWare Building Block IP?	
Chapter 2	
Using DesignWare Building Block IP: Basic	19
2.1 Setting Up Your Environment	
2.1.1 Accessing Synthetic Libraries	
2.1.2 Accessing Design Libraries	
2.1.3 Other Set-up Options	
2.2 Displaying Information	
2.2.1 Reporting the Contents of Synthetic Libraries	
2.2.2 Identifying the Contents of Design Libraries	
2.2.3 Identifying Synthetic Objects in a Design	
2.3 Inferring IP with HDL Operators	
2.3.1 Task 1. Inferring an Adder in Your Description	
2.3.2 Task 2. Analyzing and Elaborating Your File	
2.3.3 Task 3. Setting Constraints and Compiling	
2.4 Instantiating IP	
2.4.1 Task 1. Including a Reference to an Adder in Your Description	
2.4.2 Task 2. Analyzing and Elaborating Your File	
2.4.3 Task 3. Setting Constraints and Compiling	
2.4.4 Pre-Compiling Subblocks	
2.4.5 Optional: Using the VHDL Components Package	

2.4.6 Viewing DesignWare Building Block IP in Design Analyzer	
Chapter 3	
Using DesignWare Building Block IP: Advanced	33
3.1 Controlling Module and Implementation Selection	
3.1.1 Manually Selecting Modules and Implementations	
3.1.2 Replacing Unmapped Synthetic Operators	
3.1.3 Disabling Selected Synthetic Modules and Implementations	30
3.1.4 Prioritizing Implementations	
3.2 Controlling Incremental Implementation Selection	
3.2.1 Effect on set_implementation	
3.2.2 Effect on report_resources	
3.3 Controlling Hierarchy	
3.4 Removing Unconnected Ports	42 42
3.5 Maintaining the Synthetic Library Cache	
3.5.1 Structure of the Cache	
3.5.2 Controlling the Cache	
3.6 Reporting Cache Contents	
3.7 Removing Items from the Cache	48
3.8 Cache Variables	
3.9 Tips for Improving Use of the Cache	
3.9.1 Tip 1. Share the cache	
3.9.2 Tip 2. Fill the cache with commonly used IP	
3.9.3 Tip 3. Set variables to improve compile speed	
3.10 Summary of Advanced Features	51
Chapter 4	
Using Licensed Implementations	
4.1 Displaying License Requirements of Implementations	
4.2 Displaying the License Status of a Design	
4.2.1 Displaying License Information on Designs in the Hierarchy	
4.2.2 Displaying License Information on a Specific Design	
4.3 Excluding Licensed Implementations	
4.3.1 synlib_disable_limited_licenses Variable	
4.3.2 synlib_dont_get_license Variable	
4.4 Wait for Design License	
4.4.1 synlib_wait_for_design_license Variable	
4.4.2 Excluding Unavailable Licenses	
4.5 Checking Out Licenses Manually	
4.6 Ungrouping Licensed Implementations	
4.7 Summary of Use of Licensed Implementations	58
Chapter 5	
Using DWBB IP in FPGA Synthesis: Synplify	61
5.1 Overview	
5.1 Overview 5.2 Using DesignWare Building Blocks with Synplify Tools	
5.2.1 Inferring Verilog Functions in DesignWare Foundation Library	
5.3 Using DesignWare-Compatible Models	
5.4 Batch File Example	

Appendix A Standard Synthetic Operators	65
Appendix B  Downloading the Latest Building Block IP	
Indov	60

Building Block IP User Guide Preface

# **Preface**

#### 1.1 About This Manual

This manual explains the use of the DesignWare Building Block (BB) IP, and is intended for users of Synopsys synthesis tools. DesignWare Building Block IP are part of the overall DesignWare IP Library.

These building blocks are technology-independent, micro architecture-level that are tightly integrated into the Synopsys synthesis environment.

#### 1.1.1 Web Resources

For additional information about the DesignWare IP Library, see

- Product documentation for DesignWare IP Library products on the Web:
  - http://www.synopsys.com/dw/dwlibdocs.php
- Datasheets for all elements of the DesignWare Building Block IP can be found on the IP Directory at the following location:
  - http://www.synopsys.com/dw/buildingblock.php
- For up-to-date information about the latest DesignWare Library IP and verification models, visit the DesignWare home page:
  - http://www.designware.com
- You can find general Synopsys Licensing (SCL) information on the Web at:
  - http://www.synopsys.com/Support/Licensing

#### 1.1.2 Manual Overview

This manual contains the following chapters and appendixes:

Preface (this document)

Describes the manual and lists the typographical conventions and

symbols used in it; tells how to get technical assistance.

"Introduction" Introduces the DesignWare Library IP and briefly describes the

DesignWare Building Block IP.

"Using DesignWare Building Block IP:

Basic"

Provides a basic look at how to use the DesignWare Building Block IP.

Preface Building Block IP User Guide

"Using DesignWare Building Block IP:
Advanced"

Provides an advanced look at how to use the DesignWare Building Block IP.

"Using Licensed Implementations"

Describes how to use Licensed implementation of DesignWare Building Block IP.

"Standard Synthetic Operators"

Provides a list of HDL operators that are mapped to synthetic operators in the Synopsys standard synthetic library standard.sldb.

"Downloading the Latest Building Block IP"

Describes how you can download the latest DesignWare Building Block IP electronic software transfer (EST) release.

#### 1.1.3 Typographical and Symbol Conventions

Table 1-1 lists the conventions that are used throughout this document.

Table 1-1 Documentation Conventions

Convention	Description and Example
%	Represents the UNIX prompt.
Bold	User input (text entered by the user). % cd \$LMC_HOME/hdl
Monospace	System-generated text (prompts, messages, files, reports).  No Mismatches: 66 Vectors processed: 66 Possible"
Italic or Italic	Variables for which you supply a specific value. As a command line example:  * setenv LMC_HOME prod_dir In body text: In the previous example, prod_dir is the directory where your product must be installed.
l (Vertical rule)	Choice among alternatives, as in the following syntax example: -effort_level low   medium   high
[ ] (Square brackets)	Enclose optional parameters: $pin1 \ [pin2 \dots pinN]$ In this example, you must enter at least one pin name ( $pin1$ ), but others are optional ( $[pin2 \dots pinN]$ ).
TopMenu > SubMenu	Pulldown menu paths, such as: File > Save As

# 1.2 Getting Help

If you have a question about using Synopsys products, please consult product documentation that is installed on your network.

You can also contact the Synopsys Support Center in the following ways:

■ To telephone or open a call to your local support center using this page:

Building Block IP User Guide Preface

#### http://www.synopsys.com/Support/GlobalSupportCenters

■ Send an e-mail message to support\_center@synopsys.com.

#### 1.2.1 Additional Information

For more information on the DesignWare IP Library, refer to the following:

```
http://www.designware.com
or email us at: designware@synopsys.com
or call (877) 4-BEST-IP (423-7847)
```

#### 1.3 Comments?

To report errors or make suggestions, please send e-mail to:

```
support_center@synopsys.com.
```

To report an error that occurs on a specific page, select the entire page (including headers and footers), and copy to the buffer. Then paste the buffer to the body of your e-mail message. This will provide us with information to identify the source of the problem.

# 1

# Introduction

The DesignWare Building Block IP (formally called Foundation Library) is a collection of reusable intellectual property blocks that are tightly integrated into the Synopsys synthesis environment. Using DesignWare Building Block IP allows transparent, high-level optimization of performance during synthesis. With the large number of parts available, design reuse is enabled and significant productivity gains are possible.

This library contains high-performance implementations of Basic Library IP plus many IP that implement more advanced arithmetic and sequential logic functions. The DesignWare Building Block IP consists of:

- Basic Library: A set of IP bundled with HDL Compiler that implements several common arithmetic and logic functions.
- Logic: Combinational and Sequential IP.
- Math: Arithmetic and Trigonometric IP.
- Digital Signal Processing (DSP) IP: FIR and IIR filters.
- Memory: Registers, FIFOs, and FIFO Controllers, Synchronous and Asynchronous RAMs, and Stack IP.
- Interface: Clock Domain Crossing (CDC) IP.
- Application Specific: Data Integrity, Interface, JTAG IP, and others.


#### 1.0.1 A Library Strategy for High-Level Design


The DesignWare Building Block IP enables a high degree of automation in design reuse, making it possible for the Synopsys synthesis tools to transparently perform various high-level optimizations.

For example, when you use the HDL addition operator "+" in a design description, HDL Compiler (Verilog or VHDL) *infers* the need for an adder resource, and puts an abstract representation of the addition operation into your circuit netlist. That representation — called a *synthetic operator* — is manipulated by the high-level optimization algorithms HDL Compiler applies to your design. These optimizations include arithmetic optimization, resource sharing and pin permutation.

*Arithmetic optimization* uses the rules of algebra to improve circuit area and performance by rearranging operations. For example, the expression a + b + c + d describes three levels of cascaded addition operations (Figure 1-1). Arithmetic optimization can rearrange this expression to be (a + b) + (c + d), which may result in faster logic (having only two levels of cascaded additions).

Figure 1-1 Arithmetic Optimization





Circuit without Optimization

Circuit after Optimization

Resource sharing allows similar operations that do not overlap in time to be carried out by the same physical hardware. Pin permutation takes advantage of the fact that some operations (like addition and multiplication) are not affected by switching their input ports. For details, refer to the VHDL Compiler Reference Manual or the HDL Compiler for Verilog Reference Manual.

With DesignWare Building Block IP, a given operation can be implemented in many different ways, with the choice of implementation in a particular circuit context left up to the synthesis tools. For example, unsigned addition can be implemented with either a ripple or a carry look-ahead architecture. You can let the synthesis tools choose which architecture to use, based on the optimization constraints you have set on your overall design (Figure 1-2).

Figure 1-2 Implementation Selection

Your HDL Source Code

Z <= X + Y

Operator Inference

Synthetic Operator

timing-constrained design

area-constrained design

Automatic Implementation Selection
Based on Overall Design Constraints

Appropriate Implementation
Selected in Each Case


12

#### 1.0.2 The Structure of the Supporting Libraries

The DesignWare Building Block IP has two parts, a design library, and a synthetic library (Figure 1-3):

- A design library is a UNIX directory that contains circuit descriptions for the various IP architectures. These are usually parameterizable.
- A synthetic library is a binary file (with a .sldb filename extension) that links the circuits in a design library to the Synopsys synthesis tools.

Figure 1-3 Supporting Libraries



The circuit descriptions in a design library are stored in binary formats immediately usable by the Synopsys tools. The circuits can vary from a technology-specific netlist or hard macro that will not be altered by synthesis, up to a full hierarchical description of a parameterizable, optimizable design.

The synthetic library contains the information that enables the synthesis tools to perform high-level optimizations, including implementation selection.

Connections between your source code, synthetic libraries, and design libraries are established by means of a hierarchy of abstractions (Figure 1-4). *HDL operators* are associated with *synthetic operators*, which are in turn bound to *synthetic modules*. Each synthetic module can have multiple architectural realizations called *implementations*.

Another class of DesignWare Building Block IP are *subblocks*, which have only one implementation and are only instantiated. Subblocks are useful for large parts, such as the error checking and correction IP, that do not have multiple implementations. As a result, subblocks do not use the same hierarchy of abstractions as described in Figure 1-4.

13




Figure 1-4 DesignWare Building Block IP Hierarchy

#### 1.0.2.1 HDL Operators

An *HDL operator* is a VHDL or Verilog language construct that manipulates input values to produce output values. Some operators are built into the language, like +, -, and \*; user-defined subprograms (functions and procedures) are also considered HDL operators.

DesignWare Building Block IP implement many of the built-in HDL operators. These operators include +, -, \*, <, >, <=, >=, /, and the operations defined by if and case statements. Each operator has a definition written in HDL. Each definition contains a simulatable specification for the operator behavior,

and, optionally, a map\_to\_operator pragma that links the HDL operator to an equivalent synthetic operator. The "/" operator is required for the DesignWare license.

Many HDL operators, including most of the built-in infix operators, are mapped by default to synthetic operators in the Synopsys standard synthetic library, standard.sldb.

#### 1.0.2.2 Synthetic Libraries

A synthetic library contains definitions for synthetic operators, synthetic modules, and bindings. It also contains declarations that associate synthetic modules with their implementations. The implementations themselves reside in the corresponding design library.

- Synthetic operator Represents the operation called for by the HDL operator. The synthesis tools
  perform high-level optimizations like arithmetic optimization and resource sharing by manipulating
  synthetic operators.
- Synthetic module Defines a common interface for a family of implementations. All implementations of a given module have the same ports and the same input-output behavior. (This term is not to be confused with the term "module" in Verilog.)
- Bindings Associate synthetic operators with synthetic modules. For example, a binding associates the synthetic operator for addition with the adder module (you can also say that the synthetic addition operator is bound to the adder module). More than one synthetic operator can be bound to a given synthetic module, and each operator can be bound to more than one module.
- *Implementation declarations* Link synthetic modules to implementations in a design library. Implementation declarations thus connect the synthetic library with the design library.

### 1.0.2.3 Design Library

The design library contains the actual circuit implementations that perform the functions you call for when you include DesignWare Building Block IP in your design.

The DesignWare Building Block IP concepts of *synthetic module* and *implementation* closely correspond to the VHDL concepts of *entity* and *architecture*. An implementation can be viewed as an architectural realization of a synthetic module. An implementation can be anything from a technology-specific netlist to a synthesizable RTL-level design description.

# 1.1 How Do I Use DesignWare Building Block IP?

You determine which IP libraries are available to the tools by setting certain dc\_shell-t variables. These setup variables are discussed in "Using DesignWare Building Block IP: Basic" on page 19.

You include IP in a design either through *operator inference* or *component instantiation*. In operator inference, synthetic operators are automatically inferred from the presence of particular operators in your HDL code. In component instantiation, your HDL code explicitly instantiates a synthetic module. Detailed procedures for inference and instantiation are given in "Using DesignWare Building Block IP: Basic" on page 19.

#### 1.1.1 Inference

Operator inference occurs when the synthesis tool encounters an HDL operator whose definition ties it to a synthetic operator. The tool finds the required synthetic operator, inserts it into your design, and performs high-level optimizations on the resulting netlist.

The tool then performs implementation selection. It looks in the available synthetic libraries to determine which modules have bindings that link them to the synthetic operator. Implementations of all these modules are candidates for selection.

To characterize the implementations for comparison, the synthesis tool creates a pre-optimized model for each one. The timing and area characteristics of the models serve as the basis for implementation selection. To avoid duplicate work, the models are stored in a UNIX directory called the *synthetic library cache*. "Using DesignWare Building Block IP: Advanced" on page 33 includes a discussion of cache-management issues.

The implementation that best meets the optimization goals you have set for the entire circuit is selected. The chosen implementation is inserted, by default, as a level of hierarchy in your design, which is then mapped to the target technology and optimized.



It is possible for you to steer or even override the automated implementation-selection process. "Using DesignWare Building Block IP: Advanced" on page 33 details this advanced feature.

#### 1.1.2 Instantiation

Synthetic modules also are explicitly instantiatable. This is sometimes necessary because inferring using the HDL Compiler family of tools is available only for operations that can be realized with combinational logic. (Note, however, that with Behavioral Compiler, sequential parts can be inferred.) Instantiation is possible for any synthetic module.

The following example shows one way to instantiate the parameterized synthetic module DW01\_add in VHDL. The lines of code that refer to the adder module are shown in bold.

```
library IEEE, DW01;
use IEEE.std logic 1164.all;
use DW01.DW01 components.all;
entity DW01 add inst is
generic ( inst width : NATURAL := 8 );
 port ( inst A : in std logic vector(inst width-1 downto 0);
         inst_B : in std_logic_vector(inst_width-1 downto 0);
         inst CI : in std logic;
         SUM inst : out std logic vector(inst width-1 downto 0);
         CO inst : out std logic );
end DW01 add inst;
architecture inst of DW01_add_inst is
begin
  -- Instance of DW01 add
 U1 : DW01 add
 generic map ( width => inst width )
 port map ( A => inst_A, B => inst_B, CI => inst_CI,
             SUM => SUM_inst, CO => CO_inst );
end inst;
```

The following example shows how to instantiate the same synthetic module in Verilog:

```
module DW01_add_inst( inst_A, inst_B, inst_CI, SUM_inst, CO_inst );
parameter width = 8;
```

```
input [width-1 : 0] inst_A;
input [width-1 : 0] inst_B;
input inst_CI;
output [width-1 : 0] SUM_inst;
output CO_inst;

// Instance of DW01_add
DW01_add #(width)
    U1 (.A(inst_A), .B(inst_B), .CI(inst_CI), .SUM(SUM_inst), .CO(CO_inst) );
endmodule
```

When the synthesis tool encounters the reference to DW01\_add, it attempts to resolve the reference by looking for a module of that name in the available synthetic libraries.

When the synthesis tool finds the appropriate synthetic module, it looks for all the implementations that are associated with that module, and performs implementation selection.

# 1.2 Where Do I Get the DesignWare Building Block IP?

You can download the latest complete DesignWare Building Block IP release electronically through Synopsys' Electronic Software Transfer (EST). Refer to "Downloading the Latest Building Block IP" on page 67 for detailed instructions on how to download the latest release.

You can find general Synopsys Common Licensing (SCL) information on the Web at:

http://www.synopsys.com/keys

2

19

# Using DesignWare Building Block IP: Basic

You include DesignWare Building Block IP in your designs by inference or by instantiation. The use of DesignWare Building Block IP enables you to take full advantage of high-level optimization, automatic implementation selection, and design re-use.

The primary tasks involved in using this IP include the following:

- "Setting Up Your Environment" on page 19
- "Displaying Information" on page 21
- "Inferring IP with HDL Operators" on page 24
- "Instantiating IP" on page 27

# 2.1 Setting Up Your Environment

To make DesignWare Building Block IP accessible to the Synopsys tools, you specify paths to the necessary synthetic library files and design library directories.

Synthetic operators and modules for many basic arithmetic and logic functions are defined in the Synopsys standard synthetic library, standard.sldb. These include IP that support built-in HDL functions. This library, and the associated design libraries, are set up for you as part of the Synopsys software installation.

# 2.1.1 Accessing Synthetic Libraries

To access modules in synthetic libraries other than standard.sldb, you must set two dc\_shell-t variables: synthetic library and link library.

The synthetic\_library variable is analogous to the target\_library variable in technology libraries. Set synthetic\_library as a list of .sldb files that you want to use in the compile or replace\_synthetic commands. When synthetic operators and modules are processed during a compile command, the operators, bindings, modules, and implementations of the designated library or libraries are used. Synthetic libraries are searched in the order that they are listed. If two modules in different libraries have the same name, the module in the first library listed is used.

As with target technology libraries, you must include synthetic libraries in your link library variable.

For example, to use the synthetic library my\_synlib.sldb and the technology library my\_techlib.db, set the following dc\_shell-t variables:

```
dc_shell-t> set target_library [list my_techlib.db]
dc_shell-t> set synthetic_library [list my_synlib.sldb]
dc_shell-t> set link library [list my_techlib.db my_synlib.sldb]
```



You do not need to set your synthetic\_library variable or your link\_library variable to include standard.sldb. This library is included by default.

You cannot disable the standard synthetic library, but you can disable individual modules and implementations by using the set\_dont\_use command. To replace a particular implementation, disable it with set\_dont\_use and provide a substitute from another synthetic library (the set\_dont\_use command is explained in "Disabling Selected Synthetic Modules and Implementations" on page 39).

#### 2.1.2 Accessing Design Libraries

To use a synthetic library, you must specify the location of the design library that contains the netlists and HDL files for the corresponding implementations.



Paths to Synopsys-supplied design libraries are established as part of the software installation procedure. You need to define design library paths explicitly only if you are working with design libraries that do not come from Synopsys.

You can define a design library in either of two ways: you can use the define\_design\_lib command during a dc\_shell-t session, or you can set up a mapping from the library name to a UNIX path name in your design library file. The design library file, by default, is .synopsys\_sim.setup.

#### 2.1.2.1 Using the define\_design\_lib Command

The dc\_shell-t command define\_design\_lib maps a library name to the design library directory. The syntax is

```
define design lib library name -path directory
```

*library name* is the name of the design library, and -path *directory* is the name of a UNIX directory.

For example, the synthetic library dw\_foundation.sldb refers Design Compiler to implementations in the design library. The following command defines the path where these implementations are located:

```
dc_shell-t> define_design_lib dw_foundation
  -path [format "%s%s" $synopsys_root "/dw/dw_foundation/lib"]
```

synopsys\_root is the Synopsys root directory. This command maps the name dw\_foundation to the path \$SYNOPSYS/dw/dw\_foundation/lib.

You can implement define design lib commands in your .synopsys dc.setup file.

#### 2.1.2.2 Using the Design Library File

20

The other method of mapping design library names to UNIX directory paths is to use your design library file. This file contains mapping information in the following format:

```
library_name : directory_name
```

For example, the path for the my\_synthlib design library is defined by

```
my synthlib : $SYNOPSYS/dw/my synthlib/lib
```

By default, the design library file is named .synopsys\_sim.setup. See the *System Installation and Configuration Guide* for a description of this file.

You can specify a different file to be your design library file by setting the design\_library\_file variable in your .synopsys dc.setup file.

#### 2.1.3 Other Set-up Options

There are various other DesignWare-related set-up options you can use to configure your environment. Options are available for

- Releasing HDL Compiler Licenses Implementation selection requires a Synopsys HDL Compiler license (either HDL Compiler for Verilog or VHDL Compiler). In previous releases, the HDL license was kept checked out through the whole process of compilation. A new variable, hdl\_keep\_license, was added in Version 3.1 to allow you to release the HDL Compiler license after the implementation-selection phase.
  - When hdl\_keep\_license is FALSE, the HDL Compiler license is kept only during implementation selection. For compatibility, the default value of hdl\_keep\_license is TRUE. To economize license use, set hdl\_keep\_license to FALSE in your .synopsys\_dc.setup file.
- Setting Up the Cache The synthesis tools create component models during implementation selection. To avoid duplicating work, they cache these models in a UNIX directory called the synthetic library cache. For a description of cache setup options, see "Maintaining the Synthetic Library Cache" on page 43.

# 2.2 Displaying Information

The commands report\_synlib and report\_design\_lib show you the contents of the synthetic libraries and design libraries that are currently accessible. The command get\_attribute shows which subdesigns in a design hierarchy came from synthetic libraries.

#### 2.2.1 Reporting the Contents of Synthetic Libraries

To determine the contents of a synthetic library, use the report\_synlib command. The resulting report lists all of the operators and their pins; followed by all the modules with their pins, parameters, attributes, implementations and bindings.

```
The syntax of report synlib is
```

```
report synlib library name [list of modules]
```

The arguments and command-line options are

```
library_name
```

Name of the library to report on.

```
list of modules
```

Restricts the report to the modules in the list.

Implementations are annotated to show the attributes specified for them, including legality and priority formulas and priority set IDs.

The library must either be loaded into dc\_shell-t, or accessible through the search\_path. The command list -libraries displays the names of libraries that are currently loaded.

See the report\_synlib man page for further details.

The following example illustrates the use of the report\_synlib command on the synthetic library standard.sldb.

```
dc shell-t> report synlib standard.sldb
Report : library
Library: standard.sldb
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
**********
Library Type : Synthetic
Tool Created: 1997.08
Date Created: Dec 16, 1993
Library Version: 3.1
Operators:
Operator Ports Dir
ADD TC CI OP A in
   В
      in
   CI
      in
      out
ADD TC OP A in
   B in
   7.
      out
```

### 2.2.2 Identifying the Contents of Design Libraries

To determine the packages, entities, and architectures defined in your design libraries, use the report design lib command. The syntax of this command is

The command-line options are:

libraries

Lists the library names and their respective UNIX directories, but does not list their contents.

■ designs

Lists the designs in libraries (Verilog modules, VHDL entities, or configurations).

■ architectures

Lists the designs in libraries and their architectures (which correspond to implementations in Synthetic Libraries).

■ packages

Lists the VHDL packages contained in libraries.

■ library\_names

Is the list of libraries whose contents are to be displayed. If <code>library\_names</code> is not used, all libraries are displayed by default.

The design library report also lists

- parameterized designs (designs that can perform functions on data of varying sizes)
- the most recently analyzed architecture of each design
- files without a source
- outdated files

If you execute the report\_design\_lib command without options, the command lists all contents of all available design libraries.

The following example shows the use of the report\_design\_lib command to list the mapping information and contents of one user's current design libraries, which are WORK, SYNOPSYS, IEEE, DW01, and DW02.

```
dc shell-t> report design lib
*********
Report : hdl libraries
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
*************
Contents of current design libraries
DEFAULT (/usr/remote/designs/WORK)
WORK (/usr/remote/designs/WORK)
entity : p DWSL_addov
 architecture : DWSL addov(cla)
 architecture : m DWSL addov(proprietary)
 architecture : DWSL addov(rpl)
DW01 (/synopsys/sparc/dw/dw01/lib)
 entity: DW01 ADD AB
 architecture : m DW01 ADD AB(str)
 entity: DW01 ADD AB1
 architecture : m DW01 ADD AB1(str)
DW02 (/synopsys/sparc/dw/dw02/lib)
 entity: p DW02 booth
 architecture : DW02 booth(sim)
 architecture : m DW02 booth(str)
package: DW02 components
 IEEE (/synopsys/sparc/packages/IEEE/lib)
package : GS Types
package : STD LOGIC SIGNED
package : STD LOGIC UNSIGNED
package: std logic 1164
 SYNOPSYS (/synopsys/sparc/packages/synopsys/lib)
package : ATTRIBUTES
package : BV_ARITHMETIC
p --- This design has parameters.
m --- This architecture is the most recently analyzed.
```

#### 2.2.3 Identifying Synthetic Objects in a Design

It can be useful to detect the presence of synthetic objects in designs. For example, you might want to understand the mapping that occurred from your HDL operator to a synthetic operator. Another example would be to see which implementation of a module Design Compiler chose, then determine whether to set the implementation manually.

The get\_attribute command in dc\_shell-t can report the presence of certain synthetic objects. Table 2-2 shows which objects dc\_shell-t can detect and related attributes to arch for in a design.

Table 2-2 Synthetic Objects Detectable in Designs

Synthetic Object	Attribute to Search For
synthetic operators	is_synlib_operator
synthetic modules	is_synlib_module

For details of the attributes and command syntax, see the get attribute man page.

The following example shows a query of the cell U1 and reference DW01\_add\_width5 for the attribute is\_synlib\_module.

```
dc_shell-t> get_attribute [list U1 DW01_add_width5] is_synlib_module
Performing get_attribute on cell 'U1'.
Performing get_attribute on reference 'DW01_add_width5'.
{"true", "true"}
```

# 2.3 Inferring IP with HDL Operators

One method of incorporating DesignWare Building Block IP into your design is to use an HDL operator whose definition maps it to a synthetic operator. Inferred synthetic operators enter into the high-level optimizations performed by HDL Compiler. (See "Introduction" on page 11.)

This is the procedure:

- Use the HDL operator in your design description.
- Analyze and elaborate your HDL file.
- 3. Set constraints and compile.

During compilation, Design Compiler automatically selects the appropriate synthetic module and implementation to perform the operation.



To infer arithmetic operations in VHDL on non-numeric types, you need to declare the std\_logic\_arith package and use the Synopsys-defined data types SIGNED and UNSIGNED from that package.

Suppose you want to infer an adder in your design by using the HDL operator for addition. You can perform the following tasks to accomplish this.

#### 2.3.1 Task 1. Inferring an Adder in Your Description

The following example is a VHDL design description that uses an addition operator (+) to infer an adder module.

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity DW01 add oper is
  generic(wordlength: integer := 8);
  port(in1,in2 : in STD LOGIC VECTOR(wordlength-1 downto 0);
    sum : out STD LOGIC VECTOR(wordlength-1 downto 0));
end DW01 add oper;
architecture oper of DW01 add oper is
  signal in1 signed, in2 signed,
         sum signed: SIGNED(wordlength-1 downto 0);
begin
  in1 signed <= SIGNED(in1);</pre>
  in2 signed <= SIGNED(in2);</pre>
  -- infer the "+" addition operator
  sum signed <= in1 signed + in2 signed;</pre>
  sum <= STD LOGIC VECTOR(sum signed);</pre>
end oper;
```

Design Compiler selects the appropriate module and implementation to use.



You have the option of specifying in advance which module and implementation will be selected. Instructions for manual control of implementation selection are given in "Using DesignWare Building Block IP: Advanced" on page 33.

The following example is a Verilog design description that uses an addition operator (+) to infer a synthetic module (an adder).

```
module DW01_add_oper(in1,in2,sum);
  parameter wordlength = 8;
  input [wordlength-1:0] in1,in2;
  output [wordlength-1:0] sum;
  assign sum = in1 + in2;
endmodule
```

# 2.3.2 Task 2. Analyzing and Elaborating Your File

You use the analyze command to translate your HDL code into a form that the Synopsys tools can use. Each HDL design unit gives rise to one or more files in the target design library. You then use the elaborate command to link the analyzed design units into a single design database.

In the following example, the VHDL file addition.vhdl is analyzed and stored in the design library LIB. (To analyze the Verilog file addition.v you would use the -format verilog option instead of -format vhdl.) The elaborate command then builds the design.

The report\_cell command, which lists the synthetic library cells used in a design, shows that the HDL addition operator (+) has been replaced by the appropriate synthetic operator.

```
dc shell-t> analyze addition.vhdl -format vhdl -library LIB
/usr/remote/designs/addition.vhdl:
dc shell-t> elaborate addition -lib LIB
Current design is now 'addition'
dc shell-t> report_cell
***********
Report : cell
Design: addition
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
************
Attributes:
b - black box (unknown)
h - hierarchical
n - noncombinational
r - removable
s - synthetic operator
u - contains unmapped logic
Cell Reference Library Area Attributes
______
plus *ADD TC OP 8 8 8 0.00 s, u
______
Total 1 cells
                       0.00
```



26

When working with unmapped synthetic operators (prior to compilation), do not use the extract command, or try to write your design out in VHDL or Verilog format. Design Compiler does not recognize synthetic operator names as valid HDL identifiers. You may not be able to simulate these HDL files or read them back into Design Compiler.

### 2.3.3 Task 3. Setting Constraints and Compiling

In the following example, constraints are set and compilation is initiated.

```
dc_shell-t> set_output_delay 4 [all_outputs]
Performing set_output_delay on port 'sum[7]'.
...
1
dc_shell-t> compile
...
1
```

The next example shows reports generated after compilation.

The report\_cell command shows that the synthetic operator has been replaced by the implementation of a synthetic module. addition is implemented with a single hierarchical cell with an area of 69 gate-equivalents.

The report\_resources command displays a resource sharing report and an implementation report for addition. The Current Implementation section shows that Design Compiler selected the cla implementation of the synthetic module DW01\_add to build this cell.

```
dc shell-t> report cell
*********
Report : cell
Design: addition
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
***********
Attributes:
 b - black box (unknown)
 BO - reference allows boundary optimization
 h - hierarchical
 n - noncombinational
 r - removable
 u - contains unmapped logic
Cell Reference Library
                    Area
add 18/plus addition DW01 add 8 0 69.00
                             BO, h
_____
Total 1 cells
                     69.00
dc shell-t> report resources
**********
Report : resources
Design: addition
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
************
Resource Sharing Report for design addition in file
/usr/remote/designs/addition.vhdl
_____
    | Contained | Contained |
| Resource | Module | Parameters | Resources | Operations |
______
| r29 | DW01_add | width=8 | add_18/plus |
_____
Implementation Report
_____
      | Current | Set
     |Module |Implementation | Implementation |
_____
|add 18/plus |DW01 add |cla |
_____
```

# 2.4 Instantiating IP

Another way to incorporate a DesignWare Building Block IP in your design is to instantiate a synthetic module explicitly. This is the procedure:

- 1. Include a reference to the synthetic module in your description.
- 2. Analyze and elaborate your file.
- 3. Set constraints and compile.

During compilation, Design Compiler automatically selects the appropriate implementation for the module based on the constraints you set.



28

You have the option of specifying in advance which implementation will be selected. Instructions for manual control of implementation selection are given in "Using DesignWare Building Block IP: Advanced" on page 33.

Suppose you want to instantiate an adder in your design. You can perform the following tasks to accomplish this.

### 2.4.1 Task 1. Including a Reference to an Adder in Your Description

The following example shows how to instantiate the parameterized synthetic module DW01\_add in VHDL. The lines of code that refer to the adder module are shown in bold.

```
library IEEE, DW01;
use IEEE.std logic 1164.all;
use DW01.DW01 components.all;
entity DW01 add inst is
  generic(wordlength: integer := 8);
  port(in1, in2: in STD LOGIC VECTOR(wordlength-1 downto 0);
               : in STD LOGIC;
               : out STD LOGIC VECTOR (wordlength-1 downto 0);
       Sum
              : out STD LOGIC);
       cout
end DW01 add inst;
architecture inst of DW01 add inst is
begin
  -- instantiate DW01 add
  U1: DW01 add generic map(width => wordlength)
    port map(A \Rightarrow in1, B \Rightarrow in2, CI \Rightarrow ci, SUM \Rightarrow sum, CO \Rightarrow cout);
The following example shows how to instantiate the parameterized synthetic module
DW01 add in Verilog. The lines of code that refer to the adder module are shown in bold.
module DW01 add inst(in1, in2, cin, sum, cout);
  parameter wordlength = 8;
  input [wordlength-1:0] in1, in2;
  input cin;
  output [wordlength-1:0] sum;
  output cout;
  // Instantiate DW01 add
DW01 add #(wordlength)
  U1(.A(in1), .B(in2), .CI(cin), .SUM(sum), .CO(cout));
endmodule
```

Since a specific implementation is not instantiated in this file, implementation selection is performed automatically by Design Compiler.

#### 2.4.2 Task 2. Analyzing and Elaborating Your File

In the following example, the VHDL file adder.vhdl is analyzed and stored in the design library LIB. The elaborate command then builds the adder. The report\_cell command shows that the synthetic module DW01 add has been instantiated as a black box (see the cell attributes).

```
dc shell-t> analyze adder.vhdl -format vhdl -library LIB
/usr/remote/designs/adder.vhdl:
dc shell-t> elaborate adder -lib LIB
Current design is now 'adder'
dc shell-t> report cell
**********
Report : cell
Design : adder
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
**********
Attributes:
 b - black box (unknown)
 h - hierarchical
 n - noncombinational
 r - removable
 S - synthetic module
 u - contains unmapped logic
Cell Reference
              Library Area Attributes
   DW01 add width8 0.00 b, S
TJ1
_____
Total 1 cells
                            0.00
```

# 2.4.3 Task 3. Setting Constraints and Compiling

In the following example, constraints are set (using the set\_output\_delay command) and compilation is initiated.

```
dc_shell-t> set_output_delay 4 [all_outputs]
Performing set_output_delay on port 'sum[7]'.
...
Performing set_output_delay on port 'sum[0]'.
Performing set_output_delay on port 'carry_out'.
1
dc_shell-t> compile
...
1
```

The following example shows reports generated after compilation. The report\_cell command shows that the synthetic module DW01 add has been implemented with a single hierarchical cell with area 80.

The report\_resources command displays a resource sharing report and an implementation report for adder. The Current Implementation section shows that Design Compiler selected the cla implementation of the synthetic module DW01 add to build this cell.

```
dc shell-t> report cell
```

```
**********
Report : cell
Design : adder
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
 b - black box (unknown)
 BO - reference allows boundary optimization
 h - hierarchical
 n - noncombinational
 r - removable
 u - contains unmapped logicCell
     Reference Library Area Attributes
    adder_DW01_add_8_0 80.00 BO, h
_ _
Total 1 cells
                   80.00
dc_shell-t> report_resources
**********
Report : resources
Design: adder
Version: 1997.08
Date : Fri Oct 17 10:52:04 1997
Resource Sharing Report for design adder
_____
 | Contained | Contained |
Resource | Module | Parameters | Resources | Operations |
_____
| r28 | DW01_add | width=8 | U1
_____
Implementation Report
_____
| Current | Set | Cell | Module | Implementation | Implementation |
_____
|U1 |DW01 add |cla |
_____
```

# 2.4.4 Pre-Compiling Subblocks

Compiling large subblocks can be a lengthy process. Pre-elaborating and pre-compiling subblocks speeds up the compilation.

The first step is to elaborate a subblock, then save the results. The following example shows the command you use to save the results of elaborating the DW\_ecc IP.

```
elaborate DW_ecc -arch str -lib DW04 -p "8,5,0" write -hier -o DW ecc 8 5 0.db
```

The next time you link a design that contains the DW\_ecc, Design Compiler automatically reads in and links the file DW\_ecc\_8\_5\_0.db without re-elaborating it.

You can also save the results of a compilation. The following example shows the commands to save the compilation of the DW ecc.

```
elaborate DW_ecc -arch str -lib DW04 -p "8,5,0"
/* set design constraints */
compile
dont_touch DW_ecc_8_5_0
write -hier -o DW ecc 8 5 0.db
```

On subsequent compilations, the DW\_ecc will not be re-optimized. If you want to re-optimize the design for new constraints, you can do either of the following:

- remove the DW ecc 8 5 0.db file and start over, or
- re-compile the subblock again

The following example shows how to re-compile the subblock again.

```
remove_attribute DW_ecc_8_5_0 dont_touch
compile
dont_touch DW_ecc_8_5_0
write -hier -o DW ecc 8 5 0.db
```

#### 2.4.5 Optional: Using the VHDL Components Package

In VHDL, before a synthetic module can be instantiated in the architecture body, it must be declared as a component in the design's architecture. You can avoid the necessity of providing individual declarations for every synthetic module by declaring a library component package instead.

Every synthetic library from Synopsys includes a package that declares all designs in that library. The name of this package is <code>libraryname\_components</code>, where <code>libraryname</code> is the name of the design library. If you declare this package with the <code>library</code> and use statements at the beginning of your VHDL description, you do not need to explicitly declare synthetic modules before you instantiate them.

For example, to declare all designs in the DW01 library, include the following statements at the beginning of your code:

```
library DW01;
use DW01.DW01 components.all;
```

The following example demonstrates the use of this package (the required statements are shown in bold).

```
library IEEE, DW01;
use IEEE.std_logic_1164.all;
use DW01.DW01_components.all;

entity DW01_add_inst is
   generic(wordlength: integer := 8);
   port(in1, in2: in STD_LOGIC_VECTOR(wordlength-1 downto 0);
    ci: in STD_LOGIC;
    sum: out STD_LOGIC_VECTOR(wordlength-1 downto 0);
    cout: out STD_LOGIC);
end DW01_add_inst;

architecture inst of DW01_add_inst is
begin
   -- instantiate DW01_add
   U1: DW01 add
```

```
generic map(width => wordlength)
  port map(A => in1, B => in2, CI => ci, SUM => sum, CO => cout);
end inst;
```

### 2.4.6 Viewing DesignWare Building Block IP in Design Analyzer

When you display a schematic in Design Analyzer, DesignWare Building Block IP are drawn on a separate layer called designware\_layer. You can use the set\_layer command in Design Compiler or the View -> style menu in Design Analyzer to change the appearance of specific layers. You can modify the color, line width, and plot line width, and specify whether the layer will be visible or invisible.

# 2.5 Summary of Procedure for Using DesignWare Building Block IP

- 1. To access synthetic libraries other than standard.sldb, you must include those libraries in your synthetic\_library and link\_library variables.
- 2. To access design libraries (other than those associated with standard.sldb), you must specify paths to the library directories using either the dc\_shell-t command define\_design\_lib, or the mapping mechanism in the design library file .synopsys\_sim.setup.
- 3. To list the operators, modules, and implementations available in a synthetic library, use the report synlib command.
- 4. To list the packages, entities, and architectures available in a design library, use the report design lib command.
- 5. To infer DesignWare Building Block IP:
  - a. include the appropriate HDL operator in your design description,
  - b. analyze and elaborate your design description (analyze and elaborate commands), and
  - c. set constraints and compile (compile command).
- 6. To instantiate a synthetic module:
  - a. include a reference to the module in your design description,
  - b. analyze and elaborate, and
  - c. set constraints and compile.
- 7. When using VHDL, you can replace multiple component declarations with library and use statements that refer to the library components package. For example, to make all IP from the DW01 library available without having to declare each one, include the following statements in your VHDL design description:

```
library DW01;
use DW01.DW01 components.all;
```

# 3

# Using DesignWare Building Block IP: Advanced

The Synopsys synthesis tools match HDL operators with synthetic operators and select implementations based on your constraints. During the process of implementation selection, the tools create timing models of implementations and cache them in a UNIX directory called the *synthetic library cache*. By default, all these processes are handled automatically.

To meet your specific requirements, you can use manual controls to guide or to override many of the automated processes associated with DesignWare Building Block IP.

Advanced use of DesignWare Building Block IP includes:

- "Controlling Module and Implementation Selection" on page 33
- "Controlling Hierarchy" on page 42
- "Maintaining the Synthetic Library Cache" on page 43

# 3.1 Controlling Module and Implementation Selection

During compilation, the synthesis tools automatically select the best implementation for each IP that occurs in your design. When you include DesignWare Building Block IP by operator inferencing, the tools can choose among all the implementations of all the synthetic modules bound to the operator. When you instantiate a synthetic module, the tools can choose among the implementations of that module. This process of automatic *implementation selection* occurs (by default) each time you compile your design.

You have the capability, however, to control this process in various ways. You can do the following:

- Override the automatic selection and explicitly determine which synthetic module and implementation are used. See "Manually Selecting Modules and Implementations" on page 34.
- Replace unmapped synthetic operators in your design with generic logic. See "Replacing Unmapped Synthetic Operators" on page 39.
- Prevent Design Compiler from selecting specified implementations. See "Disabling Selected Synthetic Modules and Implementations" on page 39.
- Prioritize the implementations of a given module. See "Prioritizing Implementations" on page 39.

Control when implementation selection takes place. See "Controlling Incremental Implementation Selection" on page 40.

There are several reasons to override the automatic selection of modules and implementations as follows:

- You already have the specific implementation of a module in mind.
- You want a specific layout implementation for a hard macro (on the basis of area, aspect ratio, pinout, and so on).
- You want to select the lowest-power implementation of a module to keep overall system power consumption as low as possible.



You can also manually control resource sharing. For information on manual resource sharing, refer to Chapter 7 of the HDL Compiler for Verilog Reference Manual or Chapter 9 of the VHDL Compiler Reference Manual.

#### 3.1.1 Manually Selecting Modules and Implementations

You can manually select synthetic modules and implementations by including the appropriate directives in your HDL design description, or by issuing the appropriate commands after reading your design into dc\_shell-t. The following sections show you the procedure to follow, first in the case of operator inferencing, then in the case of component instantiation.

#### 3.1.1.1 Manual Selection with Operator Inferencing

To force an HDL operator to infer a specific synthetic module and implementation, you add the appropriate code to your HDL descriptions. The syntax differs for VHDL and Verilog and are described separately.

#### 3.1.1.1.1 Example in VHDL

Suppose you want to use the VHDL addition operator to imply the ripple-carry implementation of a synthetic adder module in your design. The VHDL description in the following example shows how this is done.

The VHDL addition operator (+) is manually bound to a specific resource (adder module DW01 add) and implementation (ripple-carry implementation rpl). The lines of code shown in bold define the operator's binding to the specific module and implementation.

```
library IEEE, synopsys;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use synopsys.attributes.all;
entity DW01 add oper rpl is
 generic (wordlength : INTEGER := 8);
 port (in1, in2 : in STD LOGIC VECTOR(wordlength-1 downto 0);
       sum : out STD LOGIC VECTOR(wordlength-1 downto 0) );
end DW01 add oper rpl;
architecture oper of DW01 add oper rpl is
begin
 process (in1, in2)
   constant r0 : resource := 0;
```

34

```
attribute map_to_module of r0: constant is "DW01_add";
attribute implementation of r0: constant is "rpl";
attribute ops of r0: constant is "a1";
variable in1_signed, in2_signed : SIGNED(wordlength-1 downto 0);
variable sum_signed : SIGNED(wordlength-1 downto 0);
begin
  in1_signed := SIGNED(in1);
  in2_signed := SIGNED(in2);
  sum_signed := in1_signed + in2_signed; -- pragma label a1
  sum <= STD_LOGIC_VECTOR(sum_signed);
end process;
end oper;</pre>
```

The addition operation is labeled a1. The a1 operation is bound to the resource r0 with the ops attribute. This resource is declared in the beginning of the process and is defined by the map\_to\_module and implementation attributes as a DW01 add synthetic module with an rpl implementation.



The manual specification of the "rpl" implementation is only available in DC-Expert. DC-Ultra uses C-based generators exclusively performing automatic selection.

#### 3.1.1.1.2 General Procedure in VHDL

These are the steps you must take to infer a specific synthetic module and implementation from a particular occurrence of a VHDL operator:

- 1. Begin by creating a process or a function in the architecture body of your VHDL description. A resource can be declared in only a process or a function.
- 2. Declare an identifier for your resource. Use the syntax

```
constant resource_name : resource := 0;
```

resource\_name becomes the netlist cell name (unless the resource is merged with another resource).

3. Use the map\_to\_module attribute to indicate the module selection of your choice. The syntax for this attribute is

```
attribute map_to_module of resource_name: constant is "module_name";
```

resource\_name is the identifier for your resource and module\_name is the name of the module you want bound to it.

4. To set a specific implementation for your module, use the implementation attribute. The syntax of this attribute is

```
attribute implementation of resource name: constant is "impl name";
```

resource\_name is the identifier for your resource and impl\_name is the name of the implementation you want bound to it.



You can skip step 4 if you want to specify only the synthetic module and leave the choice of implementation to the tools.

5. Put a label on the operation:

```
Z <= A + B; -- pragma label label name
```

6. Use the ops attribute to bind the labeled operation to the specific resource. The syntax of this attribute is

```
attribute ops of resource name: constant is "label name";
```

resource\_name is the identifier for your resource and label\_name identifies the operation for which you want to use the resource.

The ops attribute of a given resource can have more than one label associated with it. The labelled operations will then share the resource.



The attributes map\_to\_module, implementation, and ops and the subtype resource are declared in the attributes package of the synopsys library. If you include the library and use statements, you do not need to declare these attributes and subtypes in your design. For example:

```
library synopsys;
use synopsys.attributes.all;
```

#### 3.1.1.1.3 Example in Verilog

Suppose you want to use the Verilog addition operator to imply the ripple-carry implementation of a synthetic adder module in your design. The Verilog description in the following example shows how this is done.

The Verilog addition operator (+) is manually bound to a specific resource (adder module DW01\_add) and implementation (ripple-carry implementation rp1). The lines of code shown in bold define the operator's binding to the specific module and implementation.

```
module DW01_add_oper_rpl(in1,in2,sum);
  parameter wordlength = 8;

input [wordlength-1:0] in1,in2;
  output [wordlength-1:0] sum;
  reg [wordlength-1:0] sum;

always @(in1 or in2) begin :b1
  /* synopsys resource r0:
    map_to_module = "DW01_add",
    implementation = "rpl",
    ops = "a1"; */
    sum <= in1 + in2; //synopsys label a1
  end
endmodule</pre>
```

The addition operation is labeled a1. The a1 operation is bound to the resource r0 with the ops directive. This resource is declared in the beginning of the block and is defined by the map\_to\_module and implementation directives as a DW01\_add synthetic module with an rpl implementation.



36

The manual specification of the "rpl" implementation is only available in DC-Expert. DC-Ultra uses C-based generators exclusively performing automatic selection.

#### 3.1.1.1.4 General Procedure in Verilog

These are the steps you must take to infer a specific synthetic module and implementation from a particular occurrence of a Verilog operator:

- 1. Begin by creating a block or a function in your Verilog description. A resource can be declared only in an always block or a function.
- 2. Declare an identifier for your resource. Use the syntax:

```
/* synopsys resource resource name */
```

resource name becomes the netlist cell name (unless the resource is merged with another resource).

3. Place a label on the operation.

```
Z = A + B;  // synopsys label label_name
```

4. Use the map\_to\_module directive to indicate the module selection of your choice. This directive must follow the resource declaration.

```
/* synopsys resource resource_name:
    map_to_module = "module_name"; */
```

resource\_name is the identifier for your resource and module\_name is the name of the module you want bound to it.

5. To select a specific implementation for your design, use the implementation attribute. This attribute must follow the map to module directive.

```
/* synopsys resource resource_name:
   map_to_module = "module_name",
   implementation = "impl name";*/
```

resource\_name is the identifier for your resource and impl\_name is the name of the implementation you want bound to it.

6. Use the ops directive to bind the labeled operation to the specific module and implementation.

```
/* synopsys resource resource_name:
   map_to_module = "module_name",
   implementation = "impl_name",
   ops = "label_name"; */
```

resource name is the identifier for your resource and label name identifies the operation.

#### 3.1.1.2 Manual Selection with Component Instantiation

To force Design Compiler to select a specific implementation for a synthetic module that is instantiated in your design, you add the appropriate code to your HDL descriptions. The syntax differs for VHDL and Verilog, and are described separately.

#### **3.1.1.2.1 Example in VHDL**

Suppose you want to instantiate the carry-lookahead implementation of a synthetic adder module in your design. The VHDL description in the following example shows how this is done.

The line of code shown in bold binds the carry-lookahead implementation to the label U1 (an instance of the adder module DW01\_add).

```
library IEEE, DW01, synopsys;
```

```
use IEEE.std logic 1164.all;
use DW01.DW01 components.all;
use synopsys.attributes.all;
entity DW01 add inst cla is
  generic(wordlength: integer := 8);
  port(in1, in2: in STD LOGIC VECTOR(wordlength-1 downto 0);
    ci: in STD LOGIC;
    sum: out STD LOGIC VECTOR (wordlength-1 downto 0);
    cout: out STD LOGIC);
end DW01 add inst cla;
architecture inst of DW01 add inst cla is
  attribute implementation: STRING;
  attribute implementation of U1 : label is "cla";
begin
  U1: DW01 add
    generic map(width => wordlength)
    port map(A \Rightarrow in1, B \Rightarrow in2, CI \Rightarrow ci, SUM \Rightarrow sum, CO \Rightarrow cout);
end inst:
```

#### 3.1.1.2.2 General Procedure in VHDL

Declare the implementation attribute in your architecture. The syntax of this attribute is

```
attribute implementation of instance name: label is "impl name";
```

instance\_name is the name of the instance in your component instantiation statement, and impl\_name is the name of the implementation you want bound to it.

#### 3.1.1.2.3 Example in Verilog

Suppose you want to instantiate the carry-lookahead implementation of a synthetic adder module in your design. The Verilog description in the following example accomplishes this.

The lines of code shown in bold bind the carry-lookahead implementation to the instance U1 of the synthetic adder module DW01 add.

```
module DW01_add_inst_cla(in1, in2, ci, sum, cout);
  parameter wordlength = 8;
  input [wordlength-1:0] in1, in2;
  input ci;
  output [wordlength-1:0] sum;
  output cout;

    // synopsys dc_script_begin
    // set_implementation cla U1
    // synopsys dc_script_end
    // instantiate DW01_add

DW01_add #(wordlength)
    U1(.A(in1), .B(in2), .CI(ci), .SUM(sum), .CO(cout));
endmodule
```

#### 3.1.1.2.4 General Procedure in Verilog

38

Use the set\_implementation command to select a specific implementation for your synthetic module. The syntax of this command is

```
set implementation implementation name cell list
```

implementation\_name is the name of the implementation to use and cell\_list is a list of the synthetic modules you want implemented in this manner.

You must insert this command as a directive in a dc script.

#### 3.1.1.3 Specifying an Implementation in dc shell-t

You can also read your design into dc\_shell-t, then use the set\_implementation command to specify an implementation. For example, to select the rpl implementation for an instance U1 of the DW01\_add module, enter the following command:

dc\_shell-t> set\_implementation rpl U1



set\_implementation does not work on synthetic operators; it works only on synthetic modules.

### 3.1.2 Replacing Unmapped Synthetic Operators

You can replace all the synthetic operators in your design by using the replace\_synthetic command. replace\_synthetic performs simple area-based implementation selection and resource sharing on your design. All synthetic operators are mapped to generic logic representations of selected modules. The syntax of the command is

```
replace synthetic [-ungroup]
```

The -ungroup option ungroups all implementations into their containing designs.



Several high-level optimizations during compilation (including timing-driven resource sharing) depend on synthetic operators. Using replace\_synthetic before compile disables these optimizations.

### 3.1.3 Disabling Selected Synthetic Modules and Implementations

You can disable individual synthetic modules and implementations with the dont\_use command. For example, to disable the module DW01 addsub in standard.sldb, use the command:

```
set dont use standard.sldb/DW01 addsub
```

To disable a particular implementation of a module (rpl, in the example below), use an extra field:

```
set dont use standard.sldb/DW01 addsub/rpl
```

The report\_synlib command lists the modules and implementations in a library, and shows which ones have a dont\_use attribute.

### 3.1.4 Prioritizing Implementations

You can use *priorities* to express your preferences among the available implementations of a given module. A priority is an integer between 0 and 10. An implementation with no priority assigned to it has priority of 5 by default.

For a given module, only the highest-priority implementation (or implementations, in case of a tie) is considered for implementation selection.



Priorities distinguish only among implementations of the same module. The priorities of implementations of different modules are unrelated and hence cannot be used to establish preferences.

Implementation priorities can be coded (as functions of module parameters) into the library definition of a part. The dc\_shell-t command set\_impl\_priority lets you override the priorities specified in a synthetic library without modifying the library itself.

The syntax of set impl priority is:

```
set impl priority [-priority priority] [-set id id] implementation list
```

The arguments and command-line options are:

```
-priority priority
```

Specifies the implementation priority. priority is a quoted integer between 0 and 10 (inclusive).

```
-set_id id
```

Non-negative integer that puts the implementation into a given set. Priority comparisons are made only between implementations in the same set. The default value is 0.

```
implementation list
```

Names the implementation(s) whose priority you want to set.

For example, the following command specifies the priority for my\_impl is "3" and that it belongs to set 2.



You cannot use the  $set_impl_priority$  command in shell scripts embedded in HDL descriptions.

You can disable priority testing by setting the dc\_shell-t variable hlo\_ignore\_priorities to "true".

When you begin to use a new library, or when you have questions about how implementation priorities are affecting your synthesis results, follow this procedure:

- 1. Issue the report synlib command to generate a report that shows implementation priorities.
- 2. Use the set impl priority command, if necessary, to change priorities.

## 3.2 Controlling Incremental Implementation Selection

*Implementation selection* of synthetic modules occurs on every compile. However, Resource-sharing decisions remain fixed after the first compile.



Implementation selection will NOT be performed if you choose "map\_effort low", unless you control the process manually by using the  $set_implementation$  command.

Implementation selection is controlled by the dc\_shell-t variable, compile\_implementation\_selection, which defaults to "true". When the variable is set to "false", implementation selection is disabled and implementation decisions will not be changed from the current choice, unless you select an implementation manually by using the set\_implementation command.

### 3.2.1 Effect on set\_implementation

The set\_implementation command interacts with incremental implementation selection in two ways:

■ The values you set remain effective for all compiles, not just the first.

```
set implementation impl name cell list
```

■ The command syntax stays the same, but "." is now a valid impl\_name:

If you specify "." as the <code>impl\_name</code> for a synthetic module that was mapped during a previous compile, the implementation for that module will not change in subsequent compiles. For example, the following command keeps the implementations of cells U1 and U2 fixed during subsequent compiles:

```
set implementation . { U1 U2 }
```

To allow the implementation to be changed again, use the remove attribute command:

```
remove attribute cell list "implementation"
```

For the example given above, the appropriate command is

```
remove_attribute { U1 U2 } "implementation"
```

## 3.2.2 Effect on report\_resources

The report\_resources command generates two reports. The first report shows the results of resource sharing, but not implementation selection. The second report shows the implementations that are still in your design (ungrouped implementations are not listed). It tells you the current implementation for each instance, as well as any implementation selected by set\_implementation. The resource sharing report does not change after the first compile; the implementation report reflects the results of incremental implementation selection.

The following example shows both reports.

Resource Sharing Report for design test in file /usr/remote/designs/report.vhd

========				=========
  Resource	Module	Parameters		Contained     Operators
r38     r40	DW01_add DW01_add			add_1 add_2   U1

#### Implementation Report

=======     Cell	========     Module	Current Implementation	Set   Set   Implementation	=
U1   r38	DW01_add DW01_add		cla 	-   

Note that the Set Implementation field may differ from the Current Implementation field. This happens when you have issued the set\_implementation command, but have not yet compiled. Before the first compile, the report shows only Set Implementation information, since nothing else has been decided.

## 3.3 Controlling Hierarchy

After the compile command is completed, implementations are, by default, instantiated as a level of hierarchy in your design. For example, each adder is represented by an instance of an adder design.

In some cases, you can ungroup implementations, collapsing their contents into the containing design. Small arithmetic parts and all multiplexers supplied by Synopsys are automatically ungrouped so that they can be optimized with surrounding logic. Additionally, you can force modules to be ungrouped by using the set\_ungroup command before you run compile.

## 3.4 Removing Unconnected Ports

Implementations of DesignWare Building Block IP often have unused ports. For example, a particular implementation may not use all of the features of the IP, or the implementation may not use the entire bitwidth of the IP's parameterized input or output buses. An unused output port is an output that is not connected on the outside of the design. An unused input port is an input port that is not connected on the outside or is connected to a constant.

When a design is compiled with boundary optimization enabled, the logic that feeds an unused output port (or reads an unused input port) is optimized out of the design, leaving the port unconnected on the inside of the design. Unconnected ports, in turn, can cause problems for downstream tools (for example, layout tools or simulation tools).

To remove unconnected ports from the design, use the remove\_unconnected\_ports command. The syntax is:

```
remove unconnected ports [-blast buses] cell list
```

The remove\_unconnected\_ports command deletes the unconnected ports from the cells in cell\_list. The command also deletes unconnected ports from the cell's reference and subdesigns. Because different cells with the same reference may be connected differently, you must uniquify the design before you execute remove unconnected ports.

By default, for bused ports, remove\_unconnected\_ports only deletes a bus when all members of the bus are unconnected. Otherwise, all members of the bus (connected and unconnected) are left intact.

If you specify the -blast\_buses option, remove\_unconnected\_ports performs the following steps when it finds an unconnected port that is part of a bus:

- 1. Deletes the bus.
- 2. Deletes the unconnected ports.

3. Creates individual buses for the remaining connected ports to replace the deleted bus.

The following example removes all unconnected ports in the current design:

```
dc_shell-t> remove unconnected ports [find -hierarchy cell "*"]
```

The following example deletes buses that contain unconnected ports in the current design, deletes the unconnected ports, then creates individual buses for the remaining connected ports:

```
dc shell-t> remove unconnected ports -blast buses [find -hierarchy cell "*"]
```

The remove unconnected ports command does not affect cells that have the dont touch attribute set.

## 3.5 Maintaining the Synthetic Library Cache

During implementation selection, Design Compiler compares the timing and area characteristics of different implementations. To perform the comparison, Design Compiler creates an optimized timing model for every implementation it considers.

To avoid repeating work, Design Compiler stores the models it creates in a UNIX directory called the *synthetic library cache*. When Design Compiler considers an implementation whose timing model is already in the cache, it does not have to create that model again.

This section describes the structure of the cache, tells you about the commands and variables available to you for controlling the cache mechanism, and provides tips for using the cache effectively.

#### 3.5.1 Structure of the Cache

By default, the cache is created under your home directory. (For alternatives, see "Cache Variables" on page 49.) The cache is arranged as a hierarchical UNIX directory structure. <code>synopsys\_cache\_vx.x</code> is the top of the cache directory structure, where <code>vx.x</code> is the version number of Design Compiler.

Cache entries are indexed by design library name (DW01, for example), module, implementation, technology library, and parameters (from parameter 1 to parameter n). Figure 3-5 illustrates the cache directory hierarchy.

There are two types of elements stored in the cache: unoptimized netlists and optimized models. The cache directory structure separates netlists from models.

- Hierarchy for netlists design library, module, implementation, technology library, parameters, NETLIST, element.db.
- Hierarchy for models design library, module, implementation, technology library, parameters, MODELS, wire load, operating conditions, element.db




Figure 3-5 Directory Hierarchy of the Synthetic Library Cache

At the bottom of the directory tree structure, the models for the optimized implementations are stored as .db files.

#### 3.5.2 Controlling the Cache

Three dc shell-t commands give you control over the synthetic library cache:

- create\_cache Creates customized models and puts them in the cache, so you do not have long delays on your first compile.
- report cache Reports on the contents of the cache.
- remove cache Removes unwanted files from the cache.

These commands, and several variables related to cache control, are discussed in the following sections.

### 3.5.2.1 Creating the Cache Prior to Compilation

The create\_cache command creates a model for each implementation that matches the conditions you specify on the command line. It uses the technology library specified by the target\_library variable. The models are put in the directory specified by the cache write variable. (See "Cache Variables" on page 49.)

With create\_cache, you can create customized instances of synthetic parts in the cache without inferring or instantiating them through HDL descriptions. In this way, a design team leader can create a set of customized synthetic parts required for the current project, and place them in a (common) cache directory.

The syntax of create cache is:

```
create_cache [-implementation list]
[-parameters parameter_list]
[-operating_condition string]
[-wire load simple list] [-report] -module list
```

The command-line options are:

```
-implementation list
```

Tells create\_cache which implementations to use for each module. If you do not use this option, create\_cache creates models for all available implementations. list is a space-separated list of strings. These strings can contain the wildcard character (\*).

```
-parameters parameter list
```

Specifies the parameter values create cache will use when creating cache entries.

parameter\_list is a space-separated list of quoted parameter specifications; a parameter specification is a comma-separated list of parameter settings. For example,  $\{"N=8, M=6" "N=3"\}$  is a valid parameter\_list consisting of two parameter specifications.

Parameter specifications can include ranges of parameter values. For example, {"N = [8;17)"} means that N is greater than or equal to 8 and less than 17. See the create\_cache man page for full details. The number and the name of the parameters you provide must match those of the given module(s); otherwise, you get an error message. The error message tells you the parameters you have to specify for each module.

```
-operating condition string
```

Tells create\_cache what operating conditions to assume. The operating condition you choose must be defined in the technology library specified by the target\_library variable. If you do not use the - operating condition option, create cache assumes the default operating condition for that library.

```
-wire load list
```

Tells create\_cache what wire-load model to use. The wire-load model you choose must be defined in the technology library specified by the target\_library variable. If you do not use the -wire\_load option, create cache uses the appropriate default wire-load model specified by that library.

```
-report
```

Generates and displays a very brief timing report for each created model.

```
-module list
```

Names the modules you want to put in the cache.

Some example command lines are

```
dc_shell-t> create_cache -mod DW01_add -p [list {width =4} -rep -o WCCOM
dc_shell-t> create_cache -mod *_mult -implementation [list wall csa] -par[list
{A_width =16, B_width =16} {A_width = (4;8], B_width = 6"}]
-oper WCCOM -wir [list "10x10" "90x90"]
```



Using wildcards in the <code>-module</code> and <code>-implementation</code> options can sometimes cause too many parts to be created; this can increase compile time. The parts are created, however, only if all the listed modules have the same set of parameters.

## 3.6 Reporting Cache Contents

The report\_cache command reports on the cache directories listed in the cache\_read and cache\_write variables. The report lists the cache entries that match the conditions you specify on the command line.

The syntax of report\_cache is:

```
report_cache [-design_lib list] [-module list]
[-implementation list] [-parameters parameter_list]
[-tech_lib list] [-wire_load list]
[-operating_conditions list] [-directory dir_list]
[-smaller size | -larger size]
[-accessed_since days | -accessed_beyond days]
[-netlist_only | -model_only]
[-sort_largest | -sort_oldest | -sort_cache_key]
```

The command-line options are:

```
-design lib list
```

Restricts the report to the design libraries in the list. The default value for design\_lib is the list of all currently defined design libraries. list is a space-separated list of strings. Strings in a list can contain the wildcard character (\*).

```
-module list
```

Restricts the report to the modules in the list.

```
-implementation list
```

Tells report\_cache which implementations to report on for each module. If you do not use this option, report cache lists all available implementations.

```
-parameters parameter_list
```

Limits the report to implementations whose parameter values match the specified ranges.

parameter\_list is a space-separated list of quoted parameter specifications; a parameter specification is a comma-separated list of parameter settings. For example, {"N=8, M=6" "N=3"} is a valid parameter\_list consisting of two parameter specifications.

Parameter specifications can include ranges of parameter values. For example,  $\{"N = [8;17)"\}$  means that N must be greater than or equal to 8 and less than 17. See the report\_cache man page for full details.



The braces {} are important: -parameters "n=8, m=6" is parsed as -parameters { "n=8" "m=6"}, not as -parameters { "n=8, m=6"}. To match a cache entry with two parameters, n and m, you need the braces.

The special parameter setting {"no\_parameters"} matches entries with no parameters. For example, the specification {"N=8, no\_parameters"} matches entries with no parameters or with N equal to 8.

```
-tech lib list
```

Restricts the report to the technology libraries in the list. The default value for tech\_lib is the value of the target library variable.

```
-wire load list
```

Restricts the report to the wire loads in the list. The wire-load model you choose must be defined in the technology library specified by the target\_library variable. If you do not use the -wire\_load option, create cache assumes the default wire-load model for that library.

```
-operating_conditions list
```

Restricts the report to the operating conditions in the list.

```
-directory dir list
```

Tells report\_cache to search the directories on your list, instead of those specified in the read\_cache and write\_cache variables. dir\_list is a space-separated list of strings. Wildcards are not allowed.

```
-smaller (-larger) size
```

Reports only files smaller (larger) than the specified value. size is an integer that gives the threshold size in bytes.

```
-accessed since (-accessed beyond) days
```

Reports only files whose last access occurred less than (more than) the specified number of days ago. days is a floating-point number.

```
-netlist_only (-model_only)
```

Reports only netlists (models).

```
-sort largest (-sort oldest, -sort cache key)
```

The default output format lists cache entries clustered by directory and design library. The options - sort\_largest, -sort\_oldest, and -sort\_cache\_key cause the report to be sorted by size, last access time, and cache-key value, respectively.

For a cache entry to be reported, it must be accepted by every input option. An entry is accepted by an input option if it matches one of the items in the input option's list. For example, the following command lists the ripple adder and the Wallace-tree multiplier.

```
command report-cache -module {DW01 add DW02 mult} -implementation {wall rpl}
```

Some combinations of the input options do not exist (ripple multipliers and Wallace-tree adders), but because each option acts as an independent filter, no difficulties arise.

A cache entry can meet a -parameter specification in two ways:

- 1. The names and values of the parameter list match the cache entry parameters exactly.
- 2. All the cache entry parameters are matched in the parameter\_list but the parameter\_list contains additional parameters that do not apply to the entry.

Otherwise, the entry does not meet the -parameter specification.

The default output format lists cache elements clustered by directory, technology library, wire load, and operating conditions. Example 3-1 shows the default output resulting from the command

```
dc shell-t> report cache -larger 5000
```

## 3.7 Removing Items from the Cache

The syntax of the remove cache command is identical to that of report cache:

```
remove_cache [-design_lib list] [-module list] [-implementation list] [-parameters parameter_list] [-tech_lib list] [-wire_load list] [-operating_conditions list] [-directory dir_list] [-smaller size | -larger size] [-accessed_since days | -accessed_beyond days] [-netlist_only | -model_only] [-sort largest | -sort oldest | -sort cache key]
```

remove\_cache looks through the cache directories in the same way report\_cache does, removing those entries that match your criteria. It also removes any empty directories it encounters.



The remove\_cache command removes files from both the cache\_read and the cache\_write directories.

#### **Example 3-1** Cache Report

Version: 1998.02

Date : Wed Aug 31 14:17:03 1997

\*\*\*\*\*\*\*\*\*\*

=	=========				-======	-======	
	DESIGN	MODULE	IMPLEMENT-	PARAMETERS	ACCESS	SIZE	
ĺ	LIBRARY		ATION		days	bytes	ĺ

\_\_\_\_\_\_

Cache Directory Root: '/usr/remote/'
Technology Library: 'and\_or'
Wire Load: no wire load

Operating Conditions: no\_operating\_conditions

	DW01	DW01_ADD_ABC	str		0.0	5203
ĺ	DW01	DW01_absval	cla	width=3	0.0	10064
ĺ	DW01	DW01_add	cla	width=5	0.0	17376
ĺ	DW01	DW01_inc	cla	width=3	0.0	9136
ĺ	DW01	DW01_inc	cla	width=6	0.0	10912
ĺ	DW02	DW02_mult	csa	A_width=3	0.0	29440
ĺ	ĺ			B_width=3		

```
Cache Directory Root: '/usr/remote/'
Technology Library: 'and_or'
Wire Load: '-default-'
Operating Conditions: '-default-'
            DW01 ADD ABC | str
                                                            0.0
                                                                   6162
 DW01
             DW01 GP SUM
                                                            0.0
                                                                   5302
 DW01
             DW01 MUX
                                                            0.0
                                                                   5134
                            l str
             DW01 XOR2
                                                            0.0
 DW01
                            str
                                                                   5020
             | DW01 absval | cla
                                           width=3
                                                            0.0
                                                                   9768
 DW01
              DW01 add
                                           width=5
 DW01
                             cla
                                                            0.0
                                                                  20982
 DW01
              DW01 inc
                             cla
                                           width=3
                                                            0.0
                                                                  10469
 DW01
              DW01 inc
                             cla
                                           width=6
                                                            0.0
                                                                  13654
 DW02
              DW02 mult
                             csa
                                           A width=3
                                                            0.0
                                                                  31452
                                           B width=3
```

\_\_\_\_\_\_

Queries can be substantially more complicated, as in the following example:

#### 3.8 Cache Variables

Cache-related variables and their definitions are provided below.

```
cache read : space separated list
```

Defines the list of cache directories that are searched for a part. If the variable is set to an empty list ({}), no models are read from the disk, which effectively turns off caching. By default, cache\_read is set to the system cache (under \$SYNOPSYS/libraries/syn) and to your home directory.

```
cache write : string
```

Defines the cache directory where optimized parts are written (if not already present). By default, cache\_write is set to your home directory.

```
cache read info : Boolean
```

Prints a message when a cache element is read, if the value is true. The default value is false.

```
cache write info : Boolean
```

Prints a message when a cache element is written out, if the value is true. The message notifies you that a new element was created. The default value is false.

```
synlib optimize non cache elements : Boolean
```

Determines whether or not to optimize new implementation models. When a required implementation model is not found in the cache, the model is created and, possibly, optimized. When

synlib\_optimize\_non\_cache\_elements is true, these new models are optimized. When it is false, the new models are not optimized. The default value is true.



Using unoptimized models decreases the quality of results of timing-driven resource sharing and implementation selection.

```
cache_file_chmod_octal : string
cache dir chmod octal : string
```

Sets cache file and directory permission mode bits. When cache files are created, their mode bits are set to the value of cache\_file\_chmod\_octal. When cache directories are created, their mode bits are set to the value of cache\_dir\_chmod\_octal. The value of both variables is a string that can be translated to an octal number.

Because separate variables are used for directories and for files, the sticky bit can be set specifically on a directory. The sticky bit is the permission mode bit that restricts your ability to delete other users' files. If the sticky bit on a directory is set and if you have write permission on the directory, you can write your own files in the directory; however, you cannot delete other users' files in that directory.

Many UNIX systems allow a sticky bit to be set on directories (setting the sticky bit on files has a very different meaning and is not allowed for cache files). The sticky bit is important because caches are often shared among different users. For more information, refer to the UNIX man page on sticky(8).

The default for cache\_file\_chmod\_octal is 666. The default for cache\_dir\_chmod\_octal is 777. If you want to use a sticky bit for cache directories, set cache\_dir\_chmod\_octal = 1777.

## 3.9 Tips for Improving Use of the Cache

To make better use of the synthetic library cache, you can:

- "Tip 1. Share the cache" on page 50
- "Tip 2. Fill the cache with commonly used IP" on page 51
- "Tip 3. Set variables to improve compile speed" on page 51

#### 3.9.1 Tip 1. Share the cache

One way to manage the disk effectively is to share a single cache among several users. Sharing a cache economizes space and compile time by eliminating the duplication of both model storage and model creation.

The main concern when sharing caches is that users can delete other users' cache elements. You can avoid this predicament by setting the sticky bit on the cache directory (refer to the cache\_dir\_chmod\_octal variable under "Cache Variables" on page 49).

Design teams using a small number of ASIC libraries, with only one version of each ASIC library and of the Synopsys software, can share a single cache. In such cases, the whole team can have read and write permission for the cache. Each team member should have lines similar to the following in the ~/.synopsys dc.setup file:

```
cache_file_chmod_octal = 664
cache dir chmod octal = 775
```

```
cache_read = cache_read + group_area
cache write = group area
```

group area is the UNIX file directory where all the parts will be stored.

This setup allows the Synopsys tools, when started up by any member of the team, to cache parts in group\_area. It also allows members of any other group to read the parts that have been cached.

#### 3.9.2 Tip 2. Fill the cache with commonly used IP

The design team leader can use <code>create\_cache</code> to set up a collection of customized synthetic parts required for the current project, and place them in a (common) cache directory.

#### 3.9.3 Tip 3. Set variables to improve compile speed

Another aspect of cache management is setting the cache-control variables to achieve fast execution of the compile command. If you are exploring many different design alternatives, you can set the synlib\_optimize\_non\_cache\_elements variable to false; new implementation models added to the cache will not be optimized. The advantage is faster compilation; the cost is lower quality of results from timing-driven resource sharing and implementation selection.



Even when synlib\_optimize\_non\_cache\_elements is false, Design Compiler can retrieve optimized cache elements when these exist in a directory listed in your cache\_read variable.

Later in the design process, when you are repeatedly compiling the same design or variations of the same design, you can improve your timing-driven resource sharing and implementation selection results by setting synlib\_optimize\_non\_cache\_elements back to true. Only the first compile requires the overhead of optimizing a given cache model.

## 3.10 Summary of Advanced Features

- 1. You can manually select modules and implementations by including directives in your HDL design description, or by reading your design into dc\_shell-t and issuing the set\_implementation command.
- 2. You can disable high-level optimization of synthetic operators by using the replace\_synthetic command.
- 3. You can disable specific synthetic modules and their implementations with the dont use command.
- 4. You can establish priorities among the implementations of a given module with the set\_implementation\_priority command.
- 5. Implementations are instantiated by default as a level of hierarchy. You can ungroup these levels with the set ungroup command.
- 6. You can delete unconnected ports from selected cells in your design by using the remove unconnected ports command.
- 7. You can improve your use of the Synthetic Library cache by:
  - sharing the cache

- filling up the cache with commonly used parts
- Improving compile speed when you are exploring many different design alternatives by setting the synlib\_optimize\_non\_cache\_elements variable to false

4

## **Using Licensed Implementations**

You must have a license key to use a licensed DesignWare Building Block IP. Design Compiler automatically checks out the required licenses when you execute the compile command. Thus, most licensing operations are transparent. However, the implementations selected by Design Compiler depend on which licenses are available.

Using designs with licensed implementations involves:

- "Displaying License Requirements of Implementations" on page 53
- "Displaying the License Status of a Design" on page 54
- "Excluding Licensed Implementations" on page 56
- "Checking Out Licenses Manually" on page 57
- "Ungrouping Licensed Implementations" on page 58

## 4.1 Displaying License Requirements of Implementations

To find out which implementations declared in a synthetic library are licensed, and which keys you need in order to access them, use the report\_synlib command as shown in the following example.

#### Module Implementations:

```
Attributes/Parameters:
   v - verify_only
   V - verification implementation
   u - dont_use
   r - regular_licenses
   l - limited_licenses
   d - design_library
   s - priority_set_id
   p - priority
leg - legal
```

```
Module Implementations Attributes/Parameters

DW01_ash astr r = DesignWare
d = DW01
leg = "(SH_width>=1) && (A_width>=2)"
```

According to the above example, the synthetic library dw\_foundation.sldb includes the synthetic module DW01\_absval, with astr as one of the implementations.

The astr implementation is the synthesizable implementation that is used to generate hardware. The astr implementation requires a DesignWare license.

If the DesignWare license is available, you can include the astr implementation in your design. You can compile a design that contains the implementation and write the resulting netlist to any Design Compiler output format.

## 4.2 Displaying the License Status of a Design

54

You may want to see what licenses are required by your design. You can display this kind of license information in several ways.

## 4.2.1 Displaying License Information on Designs in the Hierarchy

To find out more information on the current license status of all designs in the hierarchy, use the report\_hierarchy command. The following example uses the report\_hierarchy command to display the license status of the current design.

According to the attribute information, the design top requires no licenses but the design bottom is licensed.



Designs that contain unmapped IP are sometimes reported as limited designs, even though you may have a regular license for the IP in question. The purpose of this limitation is to keep the proprietary internal structure of some IP from view. By compiling such a design, however, you turn it into a regular design.

### 4.2.2 Displaying License Information on a Specific Design

Although the report\_hierarchy command displays the current status of the designs, the command does not show you which licenses are required for a design and which licenses give you full access to a design. To display this information, use the report\_design command. In the following example, the current design is changed from top to bottom, and the license status of bottom is displayed with the report\_design command.

The regular DesignWare license gives you full access to the design bottom.

## 4.3 Excluding Licensed Implementations

During compilation, Design Compiler normally checks out the available licenses needed to build your design. Design Compiler does not consider implementations that require licenses you do not have.

In some instances, you may need to exclude specific licenses from being checked out by Design Compiler. In these cases, you can use the variables synlib\_disable\_limited\_licenses and synlib dont get license to exclude unwanted licenses.

## 4.3.1 synlib\_disable\_limited\_licenses Variable

When an implementation with a limited license is used to build a design, the design cannot be written out. Because of this limitation, you may not want to use limited licenses. By default, the synlib\_disable\_limited\_licenses variable is set to TRUE, which restricts Design Compiler from checking out any limited licenses.

## 4.3.2 synlib\_dont\_get\_license Variable

If you do not want to use a particular license key (for instance, because others have a more critical need for a key in short supply), you can use the variable synlib\_dont\_get\_license. Implementations requiring the keys listed in this variable are not used.

Suppose, for example, that the following implementations of an adder module have been installed at your site:

Implementation	License Required
impl0	None
impl1	VERY FAST ADD
impl2	FAST ADD or VERY FAST ADD

If you do not want to use the VERY\_FAST\_ADD license, you can set the synlib\_dont\_get\_license variable to

```
synlib_dont_get_license = { VERY_FAST_ADD }
```

If you then use the adder module in a design, Design Compiler will access all the implementations it can. implo does not require any licenses to be checked out, so Design Compiler can freely access the implementation. implor requires the VERY\_FAST\_ADD license, so Design Compiler—given the current setting of synlib\_dont\_get\_license—cannot access it. Design Compiler accesses implor by checking out the FAST\_ADD license.

## 4.4 Wait for Design License

During a compile, Design Compiler will, by default, exit from the process if there are no DesignWare licenses available. That is, if your site has a valid DesignWare license key, but the license is not available (the key is checked out by another user), DC will issue an error message and exit from the command.

#### 4.4.1 synlib\_wait\_for\_design\_license Variable

Some designers prefer to have DC wait until the required key is available, then resume the process. This is done by setting the synlib\_wait\_for\_design\_license variable.

The default value of the synlib\_wait\_for\_design\_license variable is an empty list. When the variable is set to an empty list, DC will behave as described above. If it is set to a list of design license names, then the DC's compile, read, elaborate commands will wait for one of the necessary design licenses to become available rather than aborting the process.

To cause Design Compiler to wait for a DesignWare license to become available before proceeding with the compile, set the synlib wait for design license variable to:

```
dc shell-t> set synlib wait for design license [list "DesignWare"]
```

### 4.4.2 Excluding Unavailable Licenses

If implementations are authorized for a site, but licenses are not currently available, the compile command generates an error message and aborts:

```
dc_shell-t> compile
Error: The synthetic library part implementation
    'clf_add' should be available for use during the
    compile command, but the implementation is not
    enabled because all of the following regular
    licenses have been checked out:
    DesignWare
    The design compiler command is being aborted
    because the missing implementation may affect
    compile results. (SYNL-16)
Information: Compile terminated abnormally. (OPT-100)
Current design is 'top'.
```

If you want to continue, you can use the synlib\_dont\_get\_license variable to exclude unavailable licenses. Note that the quality of your results can suffer because optimal implementations may not be considered.

## 4.5 Checking Out Licenses Manually

Although Design Compiler automatically checks out the required licenses during compilation, you may want to check out licenses manually before that.

In the report listed in the design bottom requires the DesignWare license. You may want to reserve this license (someone else may be using it) before you compile the design. To get a license, use the get\_license command. For example, to get the DesignWare license, enter the following statement (the list\_licenses command verifies that the license has been acquired):

Suppose a design requires either a limited license or a regular license, and you have acquired the limited license. You may want to check out the regular license instead. Use the <code>get\_license</code> command to check out a regular license; the design is automatically converted from a limited design to a regular design.

## 4.6 Ungrouping Licensed Implementations

Ungrouping a licensed design causes the parent design to inherit license information. When this situation occurs, a warning message is displayed, notifying you that license information has changed. In the hierarchy report in the following example, the design bottom requires a regular license. The parent design, middle, requires none.

After the subdesign bottom is ungrouped into the design top, top now requires the same licenses that bottom required.

Grouping a design similarly causes license information to be passed on from the parent design to the newly grouped design.

## 4.7 Summary of Use of Licensed Implementations

1. Most licensing operations are transparent.

- 2. You can display information on licensed implementations by using the report\_synlib command on a synthetic library.
- 3. You can display license information on designs in a hierarchy by using the report\_hierarchy command.
- 4. You can display license information on specific design by using the report design command.
- 5. Some designs are read as limited because licensed parts have not yet been mapped. Once you map the parts, the designs are no longer limited.

- 6. You can prevent Design Compiler from checking out specific licenses by setting the following variables:
  - synlib\_disable\_limited\_licenses
  - synlib\_dont\_get\_license

Site authorization also limits the licenses that Design Compiler can check out.

- 7. You can check out licenses manually by using the get\_license command.
- 8. Grouping and ungrouping designs leads to changes in license status. License information is inherited or passed on.

5

61

## Using DWBB IP in FPGA Synthesis: Synplify

#### 5.1 Overview

Synopsys supports FPGA synthesis and prototyping using the Synplify FPGA synthesis tools. The Synplify Premier and Synplify Premier with Design Planner tools can implement DesignWare IP in FPGA designs from two distinct sources:

- Synopsys DWBB IP (DesignWare Foundation Library)
- DesignWare-compatible models originally developed by Synplicity, Inc.

The Synopsys DWBB IP is licensed separately from Synopsys. The DesignWare-compatible library is a standard feature of the Synplify Premier tools. Either library can be used as the source of the DesignWare IP, but components from the two libraries cannot be intermixed.



This section is only intended as a QuickStart for using DWBB IP in Synplify tools. For more information on FPGA Synthesis using Symplify, refer to the *Synopsys FPGA Synthesis User Guide*.

## 5.2 Using DesignWare Building Blocks with Synplify Tools

This section describes how to use the DWBB IP with the Synplify Premier tools.

Install the Synopsys DesignWare Foundation Library; a separate license is required.

- 1. Set the path to the DesignWare Foundation Library by either:
  - specifying the path to the library using the dc root installPath Tcl command
  - selecting the Implementation Options dialog box and using either the Verilog or VHDL tab to enter the path to the library in the Design Compiler Installation Location [\$SYNOPSYS=]: field
- 2. Enable use of the DesignWare Foundation Library by either:
  - checking the Use DesignWare Foundation Library checkbox on either the Verilog or VHDL tab
  - entering either of the following Tcl commands

```
set_option -dw_foundation 1
set_option -dw_library {dw_foundation}
```

3. Set the response to being unable to locate a **DesignWare** license according to your design criteria:

checking "Stop Synthesis if no DesignWare license found" or entering the following Tcl command stops design synthesis when DWBB IP is encountered and a "DesignWare" license feature is not found:

```
set option dw stop on nolic 1
```

conversely, not enabling the checkbox or setting the option to 0 (the defaults) allows synthesis to continue by black boxing the building block:

```
set_option dw_stop_on_nolic 0
```



The DesignWare license feature can use the multiprocessing capability of the Synplify Premier tools when multiple processor cores are available. To set the number of licenses, open the **Options->Configure Compile Point Options** dialog box and set the "Maximum number of parallel synthesis jobs" value to the desired number of licenses. The normal ratio of license use is one DesignWare license for every two synthesis licenses.

The DWBB IP content is dependent on the version of the library you use, thus supported components may vary. For a component list of the most recent Building Block IP version, see

http://www.synopsys.com/dw/buildingblock.php.

### 5.2.1 Inferring Verilog Functions in DesignWare Foundation Library



Function inference is only supported in Verilog-based designs.

You can infer Verilog functions for a subset of the DWBB IP models. Function inferencing is only available for the DP\* functions. All other component are supported as instances. To enable function inference, add the directory containing the DesignWare-compatible functions (dw\_functions) to your include path, as described in the following procedure. You can either use the GUI method described in step 1 or the command line method described in step 2.

- 1. To set up function inferencing from the GUI, do the following:
  - a. Open the Implementation Options dialog box in the Project view.
  - b. Go to the Verilog tab and type the following path in the Include Path Order field: install dir/lib/designware/dw functions
- 2. To set up function inferencing from the command line, add the following line to your project file:

```
set option -include path "install dir/lib/designware/dw functions"
```

3. Synthesize the design.

## 5.3 Using DesignWare-Compatible Models

The Synplify Premier and Synplify Premier with Design Planner tools can replace Synopsys DesignWare foundation library building blocks instantiated in your VHDL or Verilog source code with corresponding DesignWare-compatible models originally developed by Synplicity, Inc. You can enable access to the DesignWare-compatible library using the following Tcl command:

```
set option -enable designware 1
```

Although the default for this option is disabled, or '0', Synopsys recommends that if you are using the DWBB IP, you explicitly set this option as follows:

```
set_option -enable_designware 0
```

For a list of the available DesignWare-compatible models, see "Available DesignWare-Compatible Models" in the *Synopsys FPGA Synthesis User Guide*.

## 5.4 Batch File Example

#### Example 5-2 Example of project file (red text is DesignWare Foundation Library specific)

```
#project files
set option -dw library {dw foundation}
set option -dc root "/<path>"
add_file -verilog "./DW_fp_add_inst.v"
#implementation: "param1"
impl -add param1 -type fpga
#implementation attributes
set option -vlog std v2001
set option -enable designware 0
set option -project relative includes 1
#implementation parameter settings (specific to DW_fp_add_inst component)
set option -hdl param -set sig width 23;
set option -hdl_param -set exp_width 8;
set option -hdl param -set ieee compliance 1
#device options
set option -technology XC4000XL
set option -part XC4002XL
set_option -package PC84
set option -speed grade -09
set option -part companion ""
#compilation/mapping options
set option -use fsm explorer 0
set option -top module "DW fp add inst"
# sequential optimization options
set option -symbolic fsm compiler 1
# Compiler Options
set option -compiler compatible 1
set option -resource sharing 1
# mapper options
set option -frequency auto
set_option -write verilog 1
set option -write vhdl 0
```

```
# Xilinx XC4000
set_option -run_prop_extract 1
set_option -maxfan 100
set_option -disable_io_insertion 0
set option -forcegsr no
set_option -pipe 1
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -no_sequential_opt 0
# NFilter
set option -popfeed 0
set_option -constprop 0
set option -createhierarchy 0
#VIF options
set_option -write_vif 1
#automatic place and route (vendor) options
set_option -write_apr_constraint 1
#set result format/file last
project -result_file "./param1/DW_fp_add_inst.edf"
#design plan options
set_option -nfilter_user_path ""
impl -active "param1"
```



## **Standard Synthetic Operators**

Table A-3 lists the HDL operators that are mapped to synthetic operators in the Synopsys standard synthetic library standard.sldb. For information about the synthetic operators—input and output pins, associated modules, and so on—issue the following dc\_shell command:

dc\_shell> report\_synlib standard.sldb

Table A-3 HDL Operators Mapped to Standard Synthetic Operators

HDL Operator	Synthetic Operator(s)
+	ADD_UNS_OP, ADD_UNS_CI_OP, ADD_TC_OP, ADD_TC_CI_OP
-	SUB_UNS_OP, SUB_UNS_CI_OP, SUB_TC_OP, SUB_TC_CI_OP
*	MULT_UNS_OP, MULT_TC_OP
<	LT_UNS_OP, LT_TC_OP
>	GT_UNS_OP, GT_TC_OP
<=	LEQ_UNS_OP, LEQ_TC_OP
>=	GEQ_UNS_OP, GEQ_TC_OP
if, case	SELECT_OP

# В

67

## **Downloading the Latest Building Block IP**

For information on downloading the latest Building Block IP, and to access other release-related information, refer to *DesignWare Building Block IP Release Notes*.

Building Block IP User Guide Index

## Index

Symbols	report_design 55
.synopsys_dc.setup file 20	report_design_lib 22
.synopsys_sim.setup file 21	report_hierarchy 54, 55
<b>A</b>	report_resources 26, 29, 41
	report_synlib 21, 39, 53
analyze command 25	set_implementation 38, 39
architectures (VHDL) 22	set_implementation_priority 40
arithmetic optimization 11	set_output_delay 29 set_ungroup 42
attributes	9 2
implementation 35, 37, 38	compile command licensing and 53
map_to_module 35	9
ops 36	compile_implementation_selection variable 41
attributes package 36	component declaration 31
В	component instantiation
bindings 15	defined 15
	example 28
C	procedure for 27
cache_dir_chmod_octal variable 50	Verilog example 28
in disk space management 50	configurations (VHDL)
cache_file_chmod_octal variable 50	listing information on 22
cache_read variable 49	constraints
cache_read_info variable 49	example 26, 29
cache_write variable 49	create_cache command 45
cache_write_info variable 49	D
case statements (HDL) 65	data types
commands	operator inference and 24
analyze 25	dc_root 61
create_cache 45	dc_script 39
define_design_lib 20	define_design_lib command 20
dont_use 39	design libraries
elaborate 25, 29	accessing 20
get_license 57	contents of 15
list -license 57	defined 13
remove_attribute 41	listing contents of 22
remove_cache 48	listing UNIX directory mappings 22
replace_synthetic 39 report_cache 46	design library file 20
report_cell 26, 29	design_library_file variable 21
10port_cen 20, 27	-

designs	I
listing information on 22	if statements (HDL) 65
DesignWare	implementation attribute 35, 37, 38
license 61, 62	implementation declarations 15
DesignWare component libraries	implementation models
advanced usage (summary) 51	controlling optimization 49
concepts (diagram) 14	location of 44
license issues (summary) 58	implementation selection
DesignWare IP libraries	illustrated 12
basic usage (summary) 32	incremental 40
DesignWare license 61	manual 33
DesignWare-compatible models 62	process described 16
directives	implementations
map_to_module 37	compared with VHDL architectures 15
ops 37	disabling 39
disabling implementations 39	finding licenses on 53
disabling limited licenses 56	priority 40
dont_use command 39	ungrouping 42
DP* functions 62	L
dw_foundation 61	label pragma 35
dw_library 61	library components package 31
E	library statement 31, 36
elaborate command 25, 29	licenses
enable_designware 62	acquiring 57
entities (VHDL)	checking license status (hierarchy) 54
listing information on 22	checking license status (specific design) 55
	disabling 57 excluding 56
F	listing available 57
FPGA synthesis 61	releasing HDL Compiler 21
Function inference 62	reporting on 53
G	unavailable 56, 57
get_license command 57	unwanted 56
grouping	limited licenses
effect on licenses 58	disabling 56
Н	link_library variable 19
HDL Compiler	linking process
releasing licenses 21	link_library variable in 20
HDL operators	synthetic_library variable in 20
defined 14	list -license command 57
operator inferencing and 24	M
hdl_keep_license variable 21	manual implementation selection
hierarchy	procedure in dc_shell 38
component instantiation and 42	reasons for 34
high-level optimization 11	Verilog example (inference) 36
hlo ignore priorities variable 40	Verilog example (instantiation) 38

Building Block IP User Guide Index

VHDL example (inference) 34 VHDL example (instantiation) 37	report_hierarchy command 54, 55
map_to_module attribute 35	report_resources command 26, 29 incremental implementation selection and 41
map_to_module directive 37	report_synlib command 21, 39, 53
modules (Verilog)	example 22
listing information on 22	resource declaration
0	VHDL 35
	resource sharing 12, 40
operator inference controlling 34	unoptimized models and 50
data types and 24	resource subtype 36
defined 15	S
procedure 24	set_impl_priority command 40
Verilog example 25	set_implementation command 38, 39
VHDL example 25	incremental implementation selection and 41
ops attribute 36	set_output_delay command 29
ops directive 37	set_ungroup command 42
optimization constraints	standard.sldb (synthetic library) 19
example 26, 29	statements
P	library 36
packages	std_logic_arith package 24
attributes 36	sticky bit
library components 31 std_logic_arith 24	disk space management 50
packages (VHDL)	synthetic library cache 50
listing information on 22	synlib_disable_limited_licenses variable 56
parameters	synlib_dont_get_license variable 56
listing designs with 23	synlib_optimize_non_cache_elements variable 49, 51
permission mode bits	Synplicity 61
synthetic library cache 50	Synplicity GUI 62
pin permutation 12	Synplify 61
pragmas	Premier 61
label 35	synthetic libraries accessing 19
prioritizing implementations 39	contents of 15
R	defined 13
releasing HDL Compiler licenses 21	listing contents of 21
remove_attribute command 41	standard.sldb 19
remove_cache command 48	synthetic library cache
replace_synthetic command 39	controlling 45
replacing unmapped synthetic operators 39	defined 43 illustrated 44
report_cache command 46	information messages and 49
report_cell command 26, 29	location 49
report_design command 55	permission mode bits 50
report_design_lib command 22	populating 45
example 23	removing items 48
	report (example) 48

reporting contents 46	use 31, 36
speeding up 51	
structure 43	
tips for maintaining 50	
variables for controlling 49	
synthetic modules compared with VHDL entities 15	
defined 15	
disabling 39	
set_implementation command and 39	
Synthetic Objects Detectable in Designs 24	
synthetic operators	
defined 11, 15	
restrictions when unmapped 26	
set_implementation command and 39	
unmapped 39	
synthetic_library variable 19	
T	
Tcl command 62	
U	
ungrouping	
effect on licenses 58	
ungrouping implementations 42	
unmapped synthetic operators	
replacing 39	
restrictions 26	
use statement 31, 36	
V	
variables	
cache_dir_chmod_octal 50 cache_file_chmod_octal 50	
cache_read 49	
cache_read_info 49	
cache_write 49	
cache_write_info 49	
compile_implementation_selection 41	
design_library_file 21	
hdl_keep_license 21	
hlo_ignore_priorities 40	
link_library 19	
synlib_disable_limited_licenses 56	
synlib_dont_get_license 56	
synlib_optimize_non_cache_elements 49, 51 synthetic_library 19	
VHDL statements	
library 31	
The same of the sa	