

## **Basic Synthesis Flow and Commands**

- Technology Libraries
- Design Read/Write
- Design Objects
- Timing Paths
- Constraints
- Compile
- Wire Load Models
- Multiple Instances
- Integration
- Advanced Commands
- Check Before Compile
- Check After Compile

## ***Synthesis Script Flow***

1. Configuration variables, e.g. bus\_naming\_style, verilayout\_no\_tri
2. Library variables
3. Read design
4. Constraints
5. Compile
6. Reports
7. Write design

## *Some Tcl Syntax*

```
dc_shell-t> set a 5  
5
```

```
dc_shell-t> set b {c d $a [list $a z]}  
c d $a [list $a z]
```

```
dc_shell-t> set b [list c d $a [list $a z]]  
c d 5 {5 z}
```

```
dc_shell-t> set delay [expr .5 * $base_delay]
```

- **[*cmd*]** — returns the result of the command: like '*cmd*' in **csh**.
- **{ }** — creates a list without variable or command substitution
  - Use the *list* command when variable and/or command substitution is required.
- Use the *expr* command for all arithmetic expressions.


Many Tcl resources (for advanced scripts): <http://tcl.activestate.com>

## Technology Libraries

### Target Library


- The target library is the technology library you want to map to during synthesis. It is also known as the *destination* library.
- Specify the target library with the pointer variable *target\_library*.

```
set target_library {"cdr2synPwcs1V300T125.db" "scanff.db"}
```



## *Link Library*

- The link library is a technology library that is used to describe the function of mapped cells prior to optimization.
- Specify the link library with the variable pointer *link\_library*.
- Typically, the link and target library are set to the same technology library.
- The first entry in the list should be "\*" to use designs currently in memory.




## Physical Technology Libraries (PC Flow)

### Physical Library

- The physical library is the technology library which includes the physical design rules and physical view of the standard cells.
- Specify the physical library with the pointer variable `physical_library`.

```
set physical_library {"cmos090gp_h8hp_tech.pdb" "cmos090gp_h8hp_stdcells.pdb"}
```



## ***Example of Libraries include file***

```
set search_path [concat $search_path \  
/usr/cad/library/udr2/synopsys_1998.02 \  
~ppcec/synopsys/lib_1998.02]  
  
set target_library { \  
    adv_lib_3state_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_comb_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_dff_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_latch_udr2_85_wcs_v3t135_3c.db \  
    msil_udr2_85_wcs_v3t150.db \  
    ppcec_prv_udr2_85_wcs_v3t135.db \  
    clock_driver.db \  
    wire_load_models.db \  
}  
  
set link_library { "*" \  
    adv_lib_3state_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_comb_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_dff_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_latch_udr2_85_wcs_v3t135_3c.db \  
    adv_lib_latch_old_udr2_85_wcs_v3t135_3c.db \  
    msil_udr2_85_wcs_v3t150.db \  
    ppcec_prv_udr2_85_wcs_v3t135.db \  
    clock_driver.db \  
    wire_load_models.db \  
}
```

## ***Design Read***

**read\_file** [-format input\_format] [-define macro\_names] file\_list

- **-format input\_format**
  - **db** — Synopsys internal database format (smaller and loads faster than netlist)
  - **verilog** — RTL or gate-level Verilog netlist
- **-define macro\_names**: enables setting defined values used in the Verilog source code. If your code uses 'ifdef statements, you should set: **hdlin\_enable\_vpp="true"**
- **read\_db** or **read\_verilog** are equivalent to **read\_file -format xxx**

**Example:**

```
read_file -format verilog -define BLOCK_A_DEF { block_a.v block_b.v }
```

**current\_design** [design]

- **returns or sets the current working design**
- **Note:** The read command sets the last module read as the current design.



## ***Design Read by Analyze and Elaborate***

**analyze & elaborate flow can be for power compiler clock gating, or for setting a parametric design selection**

**analyze [-format input\_format] [-update] [-define macro\_names] file\_list**

- **Analyzes HDL files and stores the intermediate format for the HDL description in the specified library. Similar to first stage of read\_file.**

**Example:**

**analyze -f verilog -update { block\_a.v block\_b.v }**

**elaborate top\_design**

**[-parameters param\_list] [-architecture arch\_name]  
[-update] [-gate\_clock]**

**Example:**


**elaborate -update mult -parameters "N=8,M=3" -gate\_clock**

## ***Design Write***

**write\_file** [-format output\_format] [-hierarchy] [-output output\_file\_name]  
[design\_list]

- **output\_format** can be db or verilog as above
- **-hierarchy** writes the entire hierarchy from the named design down; otherwise, only the top-level module is saved
- The default for **design\_list** is the current design.


## *Design Objects*



## ***Design Objects (cont.)***

- **Design:** A circuit description that performs one or more logical functions (i.e Verilog module).
- **Cell:** An instantiation of a design within another design (i.e Verilog instance).
- **Reference:** The original design that a cell "points to" (i.e Verilog sub-module)
- **Port:** The input, output or inout port of a Design.
- **Pin:** The input, output or inout pin of a Cell in the Design.
- **Net:** The wire that connects Ports to Pins and/or Pins to each other.
- **Clock:** Port of a Design or Pin of a Cell explicitly defined as a clock source.

## Design Objects Exercise




- **all\_inputs**  
{"clk", "in1", "in2", "reset"}
- **all\_outputs**  
{"out1"}
- **all\_clocks**                   /\* works only after clocks are defined \*/  
{"clk"}
- **all\_registers**  
{"i8"}
- **all\_connected int1**  
{"i1/OUTPUT1", "i8/D"}


## ***Timing Paths***

- **Timing paths are usually:**
  - **input port -> output port**
  - **input port -> register**
  - **register -> output port**
  - **register -> register**
- **The startpoint from a FF is the clock pin.**
- **The endpoint at a FF is a data pin.**
- **Timing paths do not go through FFs (except for asynchronous set/reset).**

## Timing Paths Example




## Timing Path - Input Port to Output Port







## *Timing Path - Input Port to Register*




## *Timing Path - Register to Output Port*




## *Timing Path - Register to Register*



## Timing Path - Transparent Latch, Input to Output



## ***False Timing Path - from Async Set/Reset (not checked)***



## ***Constraints***

### ***Defining Clocks***

**create\_clock** [port\_pin\_list] [-name clock\_name] [-period period\_value]  
[-waveform edge\_list]

- **Creating a clock with a specified period automatically constrains the internal (FF -> FF) paths.**
- **-name can be used to give the clock a different name or to create a virtual clock**
- **The edge\_list consists of an even number (usually 2) of rising and falling edges; the default is {0 period\_value/2} to produce a 50% duty cycle.**

#### **Example:**

```
set cg_host_clk54_period 18  
create_clock -period $cg_host_clk54_period cg_host_clk54
```

## ***Defining Clocks (cont.)***

- An **ideal** clock uses the *specified* propagation delays between the clock source and the register clock pins. An ideal clock is used when the actual clock tree has not yet been inserted (pre-layout). The estimated parameters of the clock tree are specified using the following commands.

**set\_clock\_latency** delay object\_list

**set\_clock\_uncertainty** uncertainty object\_list

**set\_clock\_transition** transition clock\_list

- A **propagated** clock uses the *calculated* propagation delays between the clock source and the register clock pins. This is appropriate when the actual clock tree is included in the model (post-layout).

**set\_propagated\_clock** object\_list

## ***Defining Clocks (cont.)***

**set\_dont\_touch\_network object\_list**

- **The "dont\_touch" attribute is applied to cells and nets in the fanout of the object until register pins are reached.**
- **This is intended for preserving clock trees.**

```
set_propagated_clock [all_clocks]
```

```
set_dont_touch_network [all_clocks]
```



## Defining Clocks

**create\_generated\_clock -source** master\_pin [port\_pin\_list]  
[-name clock\_name] [-divide\_by divide\_factor]

- Defines a clock that is derived within the module from another clock.
- Insertion latency is calculated automatically; no need to specify timing explicitly.
- -name can be used to give the clock a different name
- -divide\_by specifies the division factor

**Example: (divide by 2)**



```
create_generated_clock -source clka -divide_by 2 -name clkb [get_pins clkb_reg/q]
```

## ***Input Constraints***

- **All input ports (except clocks) should have 2 types of constraints: load and timing**

**set\_driving\_cell [-cell library\_cell\_name] port\_list**

- **This command specifies the drive capability of the input port in terms of a library cell. It indirectly limits the load seen on the input port.**

**set\_max\_fanout fanout\_value object\_list**

- **This command limits the number of components that can be driven by the input port. It is useful for signals that drive many blocks (e.g. global buses, reset).**

### **Example:**

```
set_driving_cell -cell inv_6 [all_inputs]
remove_driving_cell {cg_host_clk54}


set normal_fanout 6
set_max_fanout $normal_fanout [all_inputs]
set_max_fanout 1 {g_reset}
```

## *Input Constraints (cont.)*

**set\_input\_delay -max** delay\_value [-**clock** clock\_name] port\_pin\_list

**set\_input\_delay -min** delay\_value\_hold [-**clock** clock\_name] port\_pin\_list

- The delay\_value is the external delay from the clock edge. This leaves (clock\_period - delay\_value) for the input signal in the current design.



## ***Output Constraints***

- All output ports should have 2 types of constraints: load and timing

**set\_load** load\_value object\_list

- This command specifies the external load that the output port must drive.

### **Example:**

```
# standard load definition of inverter 8X drive according to synopsys library
set std_gate_load [load_of $library_name/inv_8/a]

# capacitance of 1u from wire_load model parameters in synopsys library
set u_wire_load 0.00016

# load variables definition for normal signals
set normal_load [expr ($normal_fanout * $std_gate_load) + (1000 * $u_wire_load)]


set_load $normal_load [all_outputs]
```

## Output Constraints (cont.)

**set\_output\_delay -max delay\_value\_setup [-clock clock\_name] port\_pin\_list**

**set\_output\_delay -mix delay\_value\_hold [-clock clock\_name] port\_pin\_list**

- The **delay\_value** is the external delay to the clock edge. This leaves  $(\text{clock\_period} - \text{delay\_value})$  for the output signal in the current design (max path).
- 3-state disable not supported well.



## ***Path Constraints***

**set\_max\_delay** delay\_value [-rise | -fall]  
[-from from\_list] [-through through\_list] [-to to\_list]

**set\_min\_delay** delay\_value [-rise | -fall]  
[-from from\_list] [-through through\_list] [-to to\_list]

- Path start points are usually input ports or register clock pins.
- Path end points are usually output ports or register data pins.
- Using -from and/or -to with points along a path splits the path into two shorter paths. **Use with care!**
- -rise and -fall select paths whose end point is rising or falling
- -through can be used to select among multiple paths with the same start and end points

## Timing Exceptions

**set\_false\_path** [-rise | -fall] [-from from\_list] [-through through\_list] [-to to\_list]

- **Disables timing constraints on specific paths.**
- **Used for paths from signals that are stable during circuit operation:**

```
set_false_path -from cg_scan_test
```

- **Used for paths between clock domains. (The timing of signals between asynchronous clocks should be correct by design: synchronizers, etc.!)**

```
set_false_path -from [get_clocks ig_tsiclk] -to [get_clocks cg_host_clk54]
```

## ***Timing Exceptions (cont.)***



**set\_multicycle\_path** path\_multiplier [-rise | -fall] [-setup | -hold]  
[-from from\_list] [-to to\_list] [-through through\_list]  
[-start | -end]

- **Overrides the clock-to-clock timing for paths that may use more than one clock cycle.**
- **To allow N clock cycles for the path, use -setup N and -hold (N-1):**



```
set_multicycle_path 2 -setup -from {cg_adr} -to {nx_adr nx_write_en}  
set_multicycle_path 1 -hold -from {cg_adr} -to {nx_adr nx_write_en}
```

- **Details are somewhat complex. Use the manual for other cases.**





***Default - Multicycle setup=1, hold=0***



## ***Multicycle Path setup=2, hold=0***



## ***Multicycle Path setup=2, hold=1***





## ***Multicycle Path, Multi Frequency, Default Setup=1, Hold=1***




**By default - setup timing is related to the Endpoint clock and hold timing related to the Startpoint clock**

## ***Multicycle Path, Multi Frequency, Setup=2, Hold=0, 3***




**Can also be:** set\_multicycle\_path 1 -hold -end -from Start -to End

## ***Multicycle Path, Multi Frequency, Setup by Startpoint***



Similarly - hold can be moved from Startpoint (default) to Endpoint:



## ***Timing Exceptions (cont.)***

### ***Using '-through'***

```
set_multicycle_path 2 -setup -through {a b c} -through {d e}
```

- **Selects all paths that pass through (a OR b OR c) AND THEN (d OR e)**

## ***Area Optimization***

**set\_max\_area [-ignore\_tns] area**

- If the max\_area is not defined, DC will do minimal area optimization. This is appropriate if the area is not important since it reduces the compile time.

`set_max_area 0`

- This command will cause DC to reduce the area as much as possible w/o increasing any timing violation (1998.02-). This is recommended for most designs at MSIL where the optimization priority is: (1) timing and (2) area

`set_max_area -ignore_tns 0`

- This command will cause DC to reduce the area as much as possible w/o increasing the worst timing violation of a path group, but may increase delay violations below the worst timing violations.  
**Not Recommended.**



## ***Compile***

**compile [-map\_effort low | medium | high] [-incremental\_mapping] [-verify] [-scan]**

- **The compile command performs the mapping and optimization of the current design taking into account the constraints.**
- **The map\_effort specifies which algorithms should be used. Higher effort produces better results, but requires more run time.**
  - Low effort can be used to check constraints. Medium effort is the default. High effort should be used for final synthesis to take full advantage of the tool.
- **-incremental\_mapping starts with the current mapping and optimizes where there are violations. Otherwise, an additional compile re-maps the design.**
- **-verify checks the logic of the netlist vs. the equations derived from the RTL (sometimes may take very long time !)**
- **-scan inserts scan registers - generate a “scan-ready” design. SDI is tied to Q, and SE is tied to 0. Scan chain is not stitched.**
- **More options will be discussed later.**

## ***Compile Strategy***

- **Top-Down:** Use top level constraints and get internally the sub-design to sub-design constraints in one pass. May need flattening the design or uniquifying blocks.
- **Bottom-up:** compile a sub-design with its own constraints, then go to the top level, apply top level constraints and compile incrementally (set\_dont\_touch attribute on identical compiled sub-blocks or uniquify them. In case of dont\_touch, top level compile may not be incremental).

**How do we choose the compilation strategy ?**

**>> There is no “Golden” script for that.**

## ***Sample Synopsys Scripts***

```
set company "MSIL";  
echo "Running ptec_synopsys_dc.setup"
```

```
alias h history
```

```
set verilayout_no_tri "true"  
set_fix_multiple_port_nets -all  
set bus_naming_style "%s_%d"  
set compile_instance_name_prefix "z"
```

## ***Sample Synopsys Scripts (cont.)***

```
source -echo -verbose ../../examples/general_tcl/ppcec_libs.include.tcl

set suppress_errors {"EQN-19" "UID-109" "UID-101"}

read_verilog try.verilog

source -echo -verbose ../../examples/general/ppcec_general.include

source -echo -verbose try.constraints

set_max_transition 4000 out1
set_dont_use {adv_lib_comb_udr2_85_wcs_v3t135_3c/*a}
set_dont_use {adv_lib_latch_udr2_85_wcs_v3t135_3c/*b}
remove_attribute {adv_lib_latch_udr2_85_wcs_v3t135_3c/dff*b} dont_use

set_max_area 5500000

compile -map_effort medium -verify -verify_effort medium

compile -incremental_mapping -map_effort high -verify -verify_effort medium

source -echo -verbose ../../examples/general/report.include.tcl

write_file -format verilog -output try.ver

quit
```

## ***Sample Synopsys Scripts (cont.)***

### Example of Synopsys constraints file

**current\_design try**

**create\_clock cl\_xt1 -period 14000 -waveform {0 7000}  
create\_clock cl\_xt2 -period 14000 -waveform {7000 14000}  
create\_clock cl\_xt3 -period 14000 -waveform {10500 17500}**

**remove\_driving\_cell {cl\_xt1 cl\_xt2}  
set\_propagated\_clock {cl\_xt1 cl\_xt2}  
set\_dont\_touch\_network {cl\_xt1 cl\_xt2}**

**set\_false\_path -from {cx\_reset} # no paths start on the block's async. reset  
set\_multicycle\_path 2 -from in1 -to [get\_clocks cl\_xt1]**

**set\_load 0.2 [all\_outputs]**

**group\_path -weight 50 -name LATEARRIVAL -critical\_range 10000 -to clr**

**set\_input\_delay 1000 -clock cl\_xt1 {cl\_lb\_data\_sel}  
set\_input\_delay 6500 -clock cl\_xt2 {cl\_iq\_fld\_sng cl\_iq\_l\_fp\_wr}**

**set\_output\_delay 3000 -clock cl\_xt2 -clock\_fall {cl\_dl\_fp\_snorm cl\_dl\_ld\_dnorm}**

**set\_dont\_touch { z\_cell\_\* }  
set\_input\_delay 6500 -clock cl\_xt2 {cl\_iq\_l\_fp\_wr}**

## *Wire Load Models*

**set\_wire\_load\_model -name wire\_load\_model\_name**


- **Wire load models are used to estimate capacitance, resistance, and area of nets prior to layout.**

```
library (wire_load_models_90) {  
  pulling_resistance_unit : "1ohm" ;  
  capacitive_load_unit (1, pf) ;  
  wire_load ( small_block ) {  
    resistance : 0 ;  
    capacitance : 0.0000250 ;  
    area : 9 ;  
    fanout_length (1, 500) ;  
    fanout_length (2, 950) ;  
    slope : 500 ;  
  }  
  wire_load ( medium_block ) {  
    resistance : 0 ;  
    capacitance : 0.0000250 ;  
    area : 9 ;  
    fanout_length (1, 1000) ;  
    slope : 1000 ;  
  }  
}
```


## *Hierarchical Wire Load Models*

**set\_wire\_load\_mode mode\_name**


- Specifies how to treat wires in lower levels of the hierarchy. The wire load model should match the layout hierarchy.



mode = top



mode = enclosed



mode = segmented

## *Automatic Wire Load Selection*

- DC can automatically select the wire load model according to block size.
- A table of models as a function of size is included in the library.
- set auto\_wire\_load\_selection true


```
library (cdr2_70a_wlm) {  
  wire_load_selection(CDR2_15_AREA) {  
    wire_load_from_area( 0 , 50000, "CDR2_15_0Kto50K_DW01" );  
    wire_load_from_area( 50000 , 75000, "CDR2_15_50Kto75K" );  
    wire_load_from_area( 75000 , 100000, "CDR2_15_75Kto100K" );  
    wire_load_from_area( 100000 , 150000, "CDR2_15_100Kto150K" );  
    wire_load_from_area( 150000 , 200000, "CDR2_15_150Kto200K" );  
    wire_load_from_area( 200000 , 300000, "CDR2_15_200Kto300K" );  
    wire_load_from_area( 300000 , 600000, "CDR2_15_300Kto600K" );  
    wire_load_from_area( 600000 , 700000, "CDR2_15_600Kto700K" );  
    wire_load_from_area( 700000 , 800000, "CDR2_15_700Kto800K" );  
    wire_load_from_area( 800000 , 3000000, "CDR2_15_800Kto3000K" );  
    wire_load_from_area( 3000000 , 5500000, "CDR2_15_3000Kto5500K" );  
    wire_load_from_area( 5500000 , 8000000, "CDR2_15_5500Kto8000K" );  
    wire_load_from_area( 8000000 , 10000000, "CDR2_15_8000Kto10000K" );  
    wire_load_from_area( 10000000 , 20000000, "CDR2_15_10000Kto20000K" );  
  }  
  default_wire_load_selection : "CDR2_15_AREA" ;  
  default_wire_load_mode : enclosed ;  
}
```



## ***Design Rule Constraints***

- **set\_max\_transition**  
Set the maximal transition time (low-high and high-low) for a port or a design. The library defines the transition measure points (i.e: 10%-90%, 20%-80%). Delay of library cells as well as their output transition depends on this value. Also, setup and hold time of sequential cells is affected by it.
- **set\_max\_fanout**  
In all libraries a cell input has a fanout load value. In most cases it's 1, but can be a different value. Compile attempts to ensure that the sum of the fanout\_load attributes for input pins on nets driven by the specified ports or all nets in the specified design is less than the given value.
- **set\_max\_capacitance**  
Limits the allowed capacitance on input, output or bidirectional ports and/or designs.

## ***Multiple Instances***



How do we synthesize multiple instances of the same design?

### **1. ungroup**

```
current_design A
ungroup {B1 B2}
compile
```

### **2. hierarchical compilation with `set_dont_touch` (optionally with `characterize`)**

- Sub-design is only compiled once.
- Identical netlist means the same layout can be used.

```
current_design B
compile
current_design A
set_dont_touch {B1 B2}
compile
```

### **3. `uniquify` - creates copies of the design and gives a unique name to each**

- Takes advantage of the different environment of each instance for better optimization.

```
current_design A
uniquify
compile
```

## *Integration*

How do we integrate blocks that were synthesized separately?

**propagate\_constraints [-false\_path] [-multicycle\_path] [-gate\_clock]  
[-all] [-verbose] [-dont\_apply]  
[-design <design\_list>] [-output <file\_name>]**


- **This command translates the constraints that were applied to a lower-level instance and applies them to the current design. Clock definitions should not be propagated if they occur on multiple blocks.**
- -verbose option shows each constraint and its source
- -dont\_apply option checks for problems, but doesn't apply the constraints
- -output option writes the constraints to file\_name
- -gate\_clock required in power compiler flow to move clock setup and hold check previously specified with the set\_clock\_gating\_check command.

## ***Integration (cont.)***

### **compile -top**

- **The -top option does a compile that only fixes design rule violations and timing violations that cross the top level. No mapping or area optimization is performed.**
- **set compile\_top\_all\_paths true** can be used to fix all timing violations

## *Integration (cont.)*



```
current_design B
source B.con
current_design C
source C.con
current_design A
create_clock ...
propagate_constraints -verbose
compile -top
```

### **Example:**

```
set_false_path -from cg_scan_test # in n_mem.con
```

#### **is changed to:**

```
set_false_path\
    -through [get_pins "n_mem/cg_scan_test"]
```

- **-from/to <port> is changed to -through <pin>**

## ***Advanced Commands***

### ***The get\_\* Commands***


- Returns a collection of objects when used standalone: ({item1 item2 ...}).
- Should be used when several object types have the same name (e.g. same reference and net names).

## **get\_\* *Command Syntax***

### **get\_XXX [patterns]**

- **XXX:**
  - **Specifies the type of object to be found. The value of type can be:**
    - designs
    - clocks
    - ports
    - references
    - cells
    - nets
    - pins
    - libs
    - lib\_cells
    - ib\_pins
- **patterns (optional):**
  - **List of names (including wildcards: \*) of the design or library objects in dc\_shell to be found.**
  - **If name\_list is not specified, then all objects of the specified type are returned.**
  - **If no matches are found, returns an empty string (with a warning).**

## *get\_\* Function Examples*



- **get\_ports**  
{"clk", "in1", "in2", "reset", "out1"}
- **get\_cells**  
{"i1", "i8"}
- **get\_references**  
{"ind2c", "dffrpc"}
- **get\_references dff\***  
{"dffrpc"}
- **get\_nets**  
{"in1", "clk", "reset", "in2", "int1", "out1"}
- **set\_dont\_touch** [get\_designs]



## *The filter\_collection Command*

- The **filter\_collection** command takes a collection of objects and a filter expression (a list of attribute-value relations), and returns a new collection containing only the objects that have the defined attribute values.
- A filter expression is composed of conditional expressions, such as "**@port\_direction == inout**", or "**@rise\_delay > 1.3**". A filter expression is enclosed in double quotes (" "):

@attribute\_name operator value

- **-regexp** flag enables the use of real regular expressions. **-nocase** make the regular expression case insensitive

Example:

```
set a [ filter_collection [ get_cells *] \  
  "is_hierarchical == true" ] \  
  {"Adder1", "Adder2"}
```

## **filter\_collection *Command Syntax***

**filter\_collection collection "filter\_expression"**

- **List all bidirectional ports:**  
**dc\_shell-t> filter\_collection [all\_inputs] "@port\_direction == inout"**  
**{INOUT0, INOUT1}**
- **List all PLA designs in memory:**  
**dc\_shell-t> filter\_collection [get\_designs] "@design\_type == pla"**  
**{PLA\_1, PLA\_@}**

**set\_attribute** command may be used to create user-defined attributes:

- **To add a numeric attribute to some cells:**  
**dc\_shell> set\_attribute {cell70 cell88 cell95} kuku 6.5**  
**dc\_shell> filter\_collection [get\_cells] "@kuku == 6.5"**

**A collection can also be filtered when it is created:**

**get\_ports -filter "@port\_direction == inout"**

## ***Synopsys script using get\_\* and filter\_collection***

- **New commands: foreach\_in\_collection, if**

```
# add dont_touch attribute to all the instantiations of cl1rspoX latches
foreach_in_collection mod [get_designs] {
    set current_design $mod
    set mashcell [get_cells "x_cell_*"]
    if {$mashcell != ""} {
        set_dont_touch [filter_collection $mashcell "@ref_name == cl1rspob || \
            @ref_name == cl1rspoc || @ref_name == cl1rspod"]
    }
}
set current_design top
```

## Check Before Compile

- **report\_port** - check set\_load, set\_driving\_cell, set\_input\_delay, set\_output\_delay

Port	Dir	Pin Load	Wire Load	Max Trans	Max Cap	Connection Class	Attrs
-----							
ak_rx_req_b	in	0.0000	0.0000	--	--	--	
ca_clk27	in	0.0000	0.0000	--	--	--	
...							
ka_rx_clk	out	1.8396	0.0000	2.00	--	--	
ka_rx_data	out	1.8396	0.0000	--	--	--	
ka_rx_sync	out	1.8396	0.0000	--	--	--	
...							

Input Port	Input Delay				Related Clock	Max Fanout
	Min		Max			
	Rise	Fall	Rise	Fall		
-----						
ak_rx_req_b	1.00	1.00	18.50	18.50	ca_clk27	6.00
...						

Output Delay						
Output Port	Min		Max		Related Clock	Fanout Load
	Rise	Fall	Rise	Fall		
-----						
ka_rx_sync	9.00	9.00	9.00	9.00	cg_host_clk54	0.00

- **report\_design**- check wire loads and operating conditions

Library(s) Used:

```
  cdr2PwcsV300T120 (File: /home/mercy2/orion_home/projects/orion/01/uds/cdr2-70-ang/
synopsys/technology/cdr2PwcsV300T120.db)
  B000032W32D103B (File: /home/mercy2/orion_home/projects/orion/01/blocks/orion_mem/
des_rel/ram/cdr2/synopsys/technology/wcsV300T120/B000032W32D103B.db)
```

Local Link Library:

```
{cdr2PwcsV300T120.db}
```

Wire Loading Model:

Selected manually by the user.

```
Name      : DEMUX
Location   : demux_wlm
Resistance : 7e-05
Capacitance : 0.00016
Area       : 0
Slope      : 120.88
```

```
Fanout  Length  Points Average Cap Std Deviation
```

```
-----
      1    96.73
```

```
      2   215.06
```

```
...
```

Wire Loading Model Mode: segmented.

```
...
```

- **report\_clocks** - check that clocks were properly defined

Attributes:

d - dont\_touch\_network  
f - fix\_hold  
p - propagated\_clock

Clock	Period	Waveform	Attrs	Sources
ca_clk27	37.00	{0 18.5}	d	{ca_clk27}
cg_host_clk54	18.00	{0 9}	d	{cg_host_clk54}
cg_mem_clk	9.20	{0 4.6}	d	{cg_mem_clk}

Object	Rise	Fall	Min Rise	Min fall	Uncertainty	
	Delay	Delay	Delay	Delay	Plus	Minus
cg_mem_clk	-	-	-	-	0.60	0.60
cg_host_clk54	-	-	-	-	0.60	0.60
ca_clk27	-	-	-	-	0.60	0.60

- **report\_attribute -design-** lists all attributes set for the design

Design	Object	Type	Attribute Name	Value
-----				
k_aout	k_aout	design	hdl_canonical_params	
k_aout	k_aout	design	hdl_parameters	
k_aout	k_aout	design	hdl_template	k_aout
k_aout	k_aout	design	_obj_name_type	0
k_aout	k_aout	design	wire_load_selection_type	1
k_aout	k_aout	design	wire_load_model_mode	top
k_aout	k_aout	design	max_area	0.000000
k_aout	k_aout	design	fix_multiple_port_nets	feedthroughs constants
outputs	buffer_constants			
k_aout	ak_rx_req_b	port	driving_cell_rise	inv_6
k_aout	ak_rx_req_b	port	driving_cell_fall	inv_6
k_aout	ak_rx_req_b	port	max_fanout	6.000000
k_aout	cg_dmux_reset	port	driving_cell_rise	inv_6
k_aout	cg_dmux_reset	port	driving_cell_fall	inv_6
k_aout	cg_dmux_reset	port	max_fanout	1.000000
k_aout	cg_scan_en	port	driving_cell_rise	inv_6
k_aout	cg_scan_en	port	driving_cell_fall	inv_6
k_aout	cg_scan_en	port	max_fanout	6.000000
k_aout	cg_scan_test	port	driving_cell_rise	inv_6
k_aout	cg_scan_test	port	driving_cell_fall	inv_6
k_aout	cg_scan_test	port	max_fanout	6.000000
k_aout	ka_rx_clk	port	max_transition	2.000000
...				

- **report\_timing\_requirements**- lists all multicycle and false paths, max\_delay and min\_delay exceptions
- **report\_timing\_requirements -ignore**- lists all **ignored** multicycle and false paths

From	Through	To	Setup	Hold
-----				
cg_scan_en	*	*	max=18	min=0
cg_scan_test	*	*	FALSE	FALSE
cg_host_clk54	*	cg_mem_clk	FALSE	FALSE
cg_mem_clk	*	cg_host_clk54	FALSE	FALSE
ca_clk27	*	cg_host_clk54	FALSE	FALSE
cg_host_clk54	*	ca_clk27	FALSE	FALSE



## ***Check After Compile***

- **report\_constraint -all\_violators -verbose-** all constraint violations
- **report\_timing -path full -input\_pins-** detailed timing reports - check if paths are reasonable
- Example after physical compiler placement:  
**report\_timing -path full -input\_pins -physical -nets -trans -input\_pins**
- **Timing reports will be presented in detail in the next section.**

- **report\_net** - check fanout and load on nets to see if they're reasonable

Attributes:

d - dont\_touch

Net	Fanout	Fanin	Load	Resistance	Pins	Attributes
-----						
...						
ao_mem/DOi_26	1	1	0.13	0.05	2	
ao_mem/DOi_27	1	1	0.13	0.05	2	
ao_mem/DOi_28	1	1	0.13	0.05	2	
ao_mem/DOi_29	1	1	0.13	0.05	2	
ao_mem/DOi_30	1	1	0.13	0.05	2	
ao_mem/DOi_31	1	1	0.13	0.05	2	
ca_clk27	3	1	0.15	0.03	4	d
cg_dmux_reset	1	1	0.08	0.01	2	
cg_host_clk54	175	1	5.42	1.55	176	d
cg_mem_clk	11	1	0.55	0.15	12	d
...						
-----						
Total 1823 nets	4669	1823	245.21	56.04	6492	
Maximum	175	1	5.42	1.55	176	
Average	2.56	1.00	0.13	0.03	3.56	

- **report\_resources**- check resource implementation (adder is rpl or cla) and sharing

Resource Sharing Report for design k\_aout

Resource	Module	Parameters	Contained Resources	Contained Operations
r199	DW01_add	width=15	k_54rnd/abrp_add_function_216/add_455	
r205	DW01_sub	width=14	k_54rnd/abrp_add_function_223/abrp_add_function_216/sub_453	
r421	DW01_add	width=20	k_54rnd/add_372	
r528	DW01_cmp2	width=15	k_54rnd/abrp_add_function_216/gt_464	
r673	DW01_sub	width=14	k_54rnd/sub_304	
...				

Implementation Report

Cell	Module	Current Implementation	Set Implementation
k_54rnd/abrl_sub_function_245/gt_566	DW01_cmp2	rpl	
k_54rnd/abrl_sub_function_245/gt_572	DW01_cmp2	rpl	
k_54rnd/abrl_sub_function_245/sub_567	DW01_sub	rpl	
k_54rnd/abrl_sub_function_245/sub_573	DW01_sub	rpl	