/home/local/ESTUDIANTES/jsequeira/Documentos/Ka..._FPU-master/Karatsuba.srcs/sources_1/new/KOA.v Página 1 de 5 mar 30 ago 2016 15:16:27 CST

```
1
    `timescale 1ns / 1ps
    2
3
    // Company:
4
    // Engineer:
5
    //
    // Create Date: 08/27/2016 10:10:41 PM
6
7
   // Design Name:
8
    // Module Name: KOA
9
    // Project Name:
10
    // Target Devices:
    // Tool Versions:
11
12
    // Description:
13
    //
14
   // Dependencies:
15
    //
    // Revision:
16
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    21
22
23
    module KOA 1
24
    \#(parameter SW = 24)
25
      // #(parameter SW = 54)
26
27
      input wire [SW-1:0] Data A i, //lenght = SW
      input wire [SW-1:0] Data B i, //lenght = SW
28
29
      output wire [2*SW-1:0] sqf result o //lenght = 2*SW
30
      );
31
32
33
34
      //wire [SW-1:0] result left mult;
35
      //wire [2*(SW/2+1)-1:0] result right mult;
36
      wire [SW/2+1:0] result A adder;
37
      //wire [SW/2+1:0] Q result A adder;
38
      wire [SW/2+1:0] result B adder;
39
      //wire [SW/2+1:0] Q result B adder;
40
      //wire [2*(SW/2+2)-1:0] result middle mult;
41
42
      wire [SW-1:0] Q left;
43
      wire [2*(SW/2+1)-1:0] Q right;
44
      wire [2*(SW/2+2)-1:0] Q middle;
45
46
      wire [2*(SW/2+2)-1:0] S A;
47
      wire [2*(SW/2+2)-1:0] S B;
48
49
      wire [4*(SW/2)+2:0] Result;
50
      51
      wire [1:0] zero1;
52
      wire [3:0] zero2;
53
      assign zero1 =2'b00;
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka..._FPU-master/Karatsuba.srcs/sources_1/new/KOA.v Página 2 de 5 mar 30 ago 2016 15:16:27 CST

```
54
        assign zero2 =4'b0000;
55
        56
        wire [SW/2-1:0] rightside1;
57
        wire [SW/2-1:0] leftside1;
58
59
        wire [SW/2:0] rightside2;
60
61
        wire [4*(SW/2)-1:0] sgf r;
62
63
        assign rightside1 = (SW/2) *1'b0;
64
        assign leftside1 = (SW/2) *1'b0;
65
66
        assign rightside2 = (SW/2+1)*1'b0;
67
68
        localparam half = SW/2;
69
        localparam full port = SW - 1;
70
        //localparam level1=4;
71
        //localparam level2=5;
72
73
        74
     generate
75
        case (SW%2)
76
           0:begin
77
           78
          //Multiplier for left side and right side
79
80
81
     //
             wire [SW-1:0] Q left;
82
83
84
               multiplier C #(.W(half)/*,.level(level1)*/) left(
                   .Data A i(Data A i[full port:half]), //Port width is SW/2
85
                   .Data B i(Data B i[full_port:half]), //Port width is SW/2
86
87
                                                /*result left mult[SW-1:0]*/
                   .Data S o(Q left)
88
               );
89
90
91
     //
             wire [2*(SW/2+1)-1:0] Q right;
92
93
               multiplier C #(.W(half)/*,.level(level1)*/) right(
94
                   .Data A i(Data A i[half-1:0]), //Port width is SW/2
                                                //Port width is SW/2
95
                   .Data B i(Data B i[half-1:0]),
                   .Data S o(/*result right mult[SW-1:0]*/Q right[SW-1:0])
96
                                                                       //Port
                  width is SW
97
               );
98
99
              //Adders for middle
100
101
               adder \#(.W(SW/2)) A operation (
102
                   .Data A i(Data A i[SW-1:SW/2]), //Port width is SW/2
103
                   .Data B i(Data A i[SW/2-1:0]), //Port width is SW/2
104
                   .Data S o(result A adder[SW/2:0]) //Port width is SW
105
               );
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka..._FPU-master/Karatsuba.srcs/sources_1/new/KOA.v Página 3 de 5 mar 30 ago 2016 15:16:27 CST

```
106
107
                adder \#(.W(SW/2)) B operation (
108
                    .Data_A_i(Data_B_i[SW-1:SW/2]), //Port width is SW/2
109
                    .Data B i(Data B i[SW/2-1:0]), //Port width is SW/2
110
                    .Data S o(result B adder[SW/2:0]) //Port width is SW+1
111
                );
112
113
114
     //
              wire [2*(SW/2+2)-1:0] Q middle;
115
116
                multiplier C #(.W(SW/2+1)/*,.level(level1)*/) middle (
117
                    .Data A i(/*Q result A adder[SW/2:0]*/result A adder[SW/2:0]), //Port
                                                                                        ₹
                   width is SW/2+1
                    .Data B i(/*Q result B adder[SW/2:0]*/result B adder[SW/2:0]), //Port
118
                                                                                        ₽
                   width is SW/2+1
119
                    .Data S o(/*result middle mult[SW+1:0]*/Q middle[SW+1:0]) //Port
                                                                                        ₽
                   width is SW+2
120
                );
121
122
                //Recordar que:
123
     //
                   124
     //
                  wire [1:0] zero1;
125
     //
                  wire [3:0] zero2;
126
     //
                  assign zero1 =2'b00;
127
     //
                   assign zero2 =4'b0000;
128
                  //
129
130
     //
              wire [SW-1:0] Q left;
131
     //
              wire [2*(SW/2+1)-1:0] Q right;
132
     //
              wire [2*(SW/2+2)-1:0] Q middle;
133
134
                substractor #(.W(SW+2)) Subtr 1 (
                    .Data A i(Q middle[SW+1:0]/*P=SW+2*/), //Port width is SW+2
135
                                                                                        ₽
                    result middle mult//*
                    .Data B i(\{zero1/*P=2*/, Q left/*P=SW*/\}), //Port width is SW+2
136
                                                                                        Z
                    result left mult
137
                    .Data S o(S A[SW+1:0])
138
                );
139
140
     //
               wire [2*(SW/2+1)-1:0] Q right;
141
         //
               wire [1:0] zero1;
142
         //
               wire [3:0] zero2;
143
         //
               assign zero1 =2'b00;
144
         //
               assign zero2 =4'b0000;
145
146
                substractor #(.W(SW+2)) Subtr 2 (
                    .Data A i(S A[SW+1:0]/*P=SW+2*/),
147
                    .Data B i(\{zero1/*P=2*/,Q right[SW-1:0]/*P=SW*/\}), //result right mult
148
149
                    .Data S o(S B[SW+1:0]/*P=2*/)
150
                );
151
152
     //
153
     //
              tambien tomar en cuenta que:
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka..._FPU-master/Karatsuba.srcs/sources_1/new/KOA.v Página 4 de 5 mar 30 ago 2016 15:16:27 CST

```
154
     //
                assign rightside1 = (SW/2) *1'b0;
155
     //
                assign rightside2 = (SW/2+1)*1'b0;
156
     //
                assign leftside1 = (SW/2-2) *1'b0;
157
158
159
               //Final adder of lenght 2*SW
160
                adder #(.W(2*SW)) Final(
                     .Data A i({Q left,Q right[SW-1:0]}
161
                                                                                           ₽
                    /*result left mult[SW-1:0], result right mult[SW-1:0]*/),
162
                     .Data B i({leftside1,S B[SW+1:0],rightside1}),
163
                    //Rellenamos con ceros el resto de el bus.
164
                     .Data S o(Result[2*SW:0]) //Output Port lenght 2*SW+1
165
                );
166
167
             assign sgf result o = Result[(2*SW):0];
168
169
            end
170
        1:begin
171
            172
                  //Multiplier for left side and right side
173
             //Multiplier for left side and right side
174
               multiplier C #(.W(SW/2)/*,.level(level2)*/) left(
175
176
                             .Data A i(Data A i[SW-1:SW/2]),
177
                             .Data B i(Data B i[SW-1:SW/2]),
178
                             .Data S o(/*result left mult*/Q left)
179
                );
180
181
                multiplier C #(.W((SW/2)+1)/*,.level(level2)*/) right(
182
                     .Data A i(Data A i[SW/2-1:0]),
183
                     .Data B i(Data B i[SW/2-1:0]),
184
                     .Data S o(/*result right mult*/Q right)
185
                );
186
187
188
               //Adders for middle
189
190
                adder \#(.W(SW/2+1)) A operation (
191
                     .Data A i(\{1'b0,Data A i[SW-1:SW-SW/2]\}),
192
                     .Data B i(Data A i[SW/2-1:0]),
193
                     .Data S o(result A adder)
194
                );
195
196
                adder \#(.W(SW/2+1)) B operation (
197
                     .Data A i(\{1'b0,Data B i[SW-1:SW-SW/2]\}),
198
                     .Data B i(Data B i[SW/2-1:0]),
199
                     .Data S o(result B adder)
200
                );
201
202
203
                multiplier C #(.W(SW/2+2)/*,.level(level2)*/) middle (
204
205
                     .Data A i(/*Q result A adder*/result A adder),
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka..._FPU-master/Karatsuba.srcs/sources_1/new/KOA.v Página 5 de 5 mar 30 ago 2016 15:16:27 CST

```
.Data_B_i(/*Q_result_B_adder*/result B adder),
206
                      .Data S o(/*result middle mult*/Q middle)
207
208
                 );
209
210
211
                ///Subtractors for middle
212
213
                 substractor \#(.W(2*(SW/2+2))) Subtr 1 (
214
                      .Data A i(/*result middle mult//*/Q middle),
215
                      .Data B i({zero2, /*result left mult//*/Q left}),
216
                      .Data S o(S A)
                 );
217
218
219
                 substractor \#(.W(2*(SW/2+2))) Subtr 2 (
220
                      .Data A i(S A),
221
                      .Data B i({zero1, /*result right mult//*/Q right}),
222
                      .Data S o(S B)
223
                 );
224
225
                //Final adder
226
227
                 adder \#(.W(4*(SW/2)+2)) Final(
                      .Data A i({/*result left mult, result right mult*/Q left,Q right}),
228
229
                      .Data B i({S B,rightside2}),
230
                      .Data S o(Result[4*(SW/2)+2:0])
231
                 );
232
233
                //Final assignation
234
                assign sqf result o = Result[2*SW-1:0];
235
236
             end
237
         endcase
238
      endgenerate
239
240
      endmodule
241
```

242