/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 1 de 9 mar 30 ago 2016 15:19:07 CST

```
1
    `timescale 1ns / 1ps
2
    3
    // Company:
4
    // Engineer:
5
    //
    // Create Date:
 6
                     22:06:01 08/27/2015
7
    // Design Name:
8
    // Module Name:
                     FPU Add Subtract Function
    // Project Name:
9
10
    // Target Devices:
    // Tool versions:
11
12
    // Description:
13
    //
14
    // Dependencies:
15
    //
16
    // Revision:
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    21
    module FPU Add Subtract Function
22
    //Add/Subtract Function Parameters
23
24
       /*#(parameter W = 32, parameter EW = 8, parameter SW = 23,
25
           parameter SWR=26, parameter EWR = 5) //Single Precision */
26
27
        \#(parameter\ W = 64,\ parameter\ EW = 11,\ parameter\ SW = 52,
           parameter SWR = 55, parameter EWR = 6) //-- Double Precision */
28
29
        (
30
           //FSM Signals
31
           input wire clk,
32
           input wire rst,
33
           input wire beg FSM,
           input wire ack FSM,
34
35
36
           //Oper Start in signals
37
           input wire [W-1:0] Data X,
38
           input wire [W-1:0] Data Y,
39
           input wire add subt,
40
41
           //Round signals signals
42
           input wire [1:0] r mode,
43
           //OUTPUT SIGNALS
44
45
           output wire overflow flag,
46
           output wire underflow flag,
47
           output wire ready,
           output wire [W-1:0] final result ieee
48
49
        );
50
51
52
53
    ///////op start in////////////
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 2 de 9 mar 30 ago 2016 15:19:07 CST

```
54
     wire FSM op start in load a, FSM op start in load b;
     wire [W-2:0] DMP, DmP;
55
     wire real op;
56
57
     wire sign final result;
58
     ///////Mux S-> exp operation OPER A i////////
59
60
     wire FSM selector A;
     //D0 = DMP o[W-2:W-EW-1]
61
62
     //D1=exp oper result
63
     wire [EW-1:0] S Oper A exp;
64
65
     ///////Mux S-> exp operation OPER B i///////
66
67
     wire [1:0] FSM selector B;
68
     //D0=DmP o[W-2:W-9/W-12]
69
     //D1=LZA output
70
     wire [EW-1:0] S Oper B exp;
71
72
     73
     wire FSM exp operation load diff, FSM exp operation load OU ,FSM exp operation A S;
74
     //oper A= S_Oper_A_exp
     //oper B= S Oper B exp
75
76
     wire [EW-1:0] exp oper result;
77
78
     //////Mux S-> Barrel shifter shift Value/////
79
80
     //ctrl = FSM selector B;
81
     //D0=exp oper result
82
     //D1=LZA output
83
     wire [EWR-1:0] S Shift Value;
84
85
     //////Mux S-> Barrel shifter Data in/////
86
87
     wire FSM selector C;
88
     //D0=\{1'b1,DmP [SW-1:0], 2'b0\}
89
     //D1={Add Subt Data output}
90
     wire [SWR-1:0]S Data Shift;
91
92
     93
94
     wire FSM barrel shifter load, FSM barrel shifter L R, FSM barrel shifter B S;
     //Shift Value=S_Shift_Value
95
96
     //Data in=S Data Shift
97
     wire [SWR-1:0] Sqf normalized result;
98
99
     ///////Mux S-> Add Subt Sgf op//////////////
100
     wire FSM selector D;
101
     //D0=real op
102
     //D1= 1'b0
103
     wire S A S op;
104
105
     106
     //wire FSM selector D
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 3 de 9 mar 30 ago 2016 15:19:07 CST

```
107
    //D0=\{1'b1, DMP[SW-1:0], 2'b00\}
108
    //D1= Norm Shift Data
109
    wire [SWR-1:0] S A S Oper A;
110
111
    //////Mux S-> Add Subt Sgf OPER B//////////////
112
    //wire FSM selector D
113
    //D0= Norm Shift Data
114
    //D1= SWR'd1;
115
    wire [SWR-1:0] S A S Oper B;
116
117
    118
119
120
    wire FSM Add Subt Sgf load, add overflow flag;
121
    //Add Subt i=S A S op
    //Oper A i=S A S Oper A
122
123
    //Oper B i=S A S Oper B
124
    wire [SWR-1:0] Add Subt result;
125
    wire [SWR-1:0] A S P;
    wire [SWR-1:1] A S C;
126
127
    //FSM C o=add overflow flag
128
129
130
    131
132
    wire FSM LZA load;
    //P i=A S P
133
134
    //C i=A S C
135
    //A S op i=S A S op
136
    wire [EWR-1:0] LZA output;
137
138
    139
140
    //Data i=Sgf normalized result
141
    //Round Type=r mode
142
    //Sign Result i=sign final result
143
    wire round flag;
144
145
    146
147
    wire FSM Final Result load;
148
149
    150
151
    wire rst int;
152
153
154
    155
    wire selector A;
156
    wire [1:0] selector B;
    wire load b;
157
158
    wire selector C;
159
    wire selector D;
```

```
160
     161
162
163
     FSM Add Subtract FS Module(
164
         .clk(clk),
                                                                      //
165
         .rst(rst),
                                                                      //
166
         .rst FSM(ack FSM),
                                                                      //
167
         .beg FSM(beg FSM),
                                                                      //
168
         .zero flag i(zero flag),
                                                                      //
169
         .norm iteration i(FSM selector C),
                                                                      //
170
         .add overflow i(add overflow flag),
                                                                      //
171
         .round i(round flag),
                                                                      //
172
         .load 1 o(FSM op start in load a),
                                                                      //
173
         .load 2 o(FSM op start in load b),
                                                                      //
174
         .load 3 o(FSM exp operation load diff),
                                                                           //
175
         .load 8 o(FSM exp operation load OU),
176
         .A S op o(FSM exp operation A S),
                                                                      //
177
         .load 4 o(FSM barrel shifter load),
                                                                      //
178
         .left right o(FSM barrel shifter L R).
                                                                      //
179
         .bit shift o(FSM barrel shifter B S),
                                                                      //
180
         .load 5 o(FSM Add Subt Sqf load),
                                                                        //
181
         .load 6 o(FSM LZA load),
                                                                        //
182
         .load 7 o(FSM Final Result load),
                                                                        //
183
         .ctrl a o(selector A),
                                                                     //
         .ctrl b o(selector B),
184
                                                                    //
185
         .ctrl b load o(load b),
         .ctrl c o(selector \overline{C}),
                                                                     //
186
187
         .ctrl d o(selector D),
                                                                     //
188
         .rst int(rst int),
                                                                      //
189
         .ready(ready)
                                                                      //
190
         );
191
192
193
194
     195
196
197
     RegisterAdd #(.W(1)) Sel A ( //Selector A register
198
         .clk(clk),
199
         .rst(rst int),
200
         .load(selector A),
201
         .D(1'b1).
202
         .Q(FSM selector A)
203
         );
204
205
     RegisterAdd #(.W(1)) Sel C ( //Selector C register
206
         .clk(clk),
207
         .rst(rst int).
         .load(selector C),
208
209
         .D(1'b1),
210
         .Q(FSM selector C)
211
         );
212
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 5 de 9 mar 30 ago 2016 15:19:07 CST

```
213
    RegisterAdd #(.W(1)) Sel D ( //Selector D register
214
           .clk(clk),
215
           .rst(rst int),
           .load(selector D),
216
217
           .D(1'b1),
           .Q(FSM selector D)
218
219
           ):
220
221
    RegisterAdd #(.W(2)) Sel B ( //Selector B register
222
                  .clk(clk),
223
                  .rst(rst int),
224
                  .load(load b),
225
                  .D(selector B).
226
                  .Q(FSM selector B)
227
                  );
228
229
    230
231
    232
233
    234
235
    //This Module classify both operands
    //in bigger and smaller magnitude, Calculate the result' Sign bit and calculate the
236
                                                                             ₹
     real
237
    238
239
    Oper Start In #(.W(W)) Oper Start in module (
240
        .clk(clk),
241
        .rst(rst int),
242
        .load a i(FSM op start in load a),
243
        .load b i(FSM op start in load b),
244
        .add subt i(add subt),
245
        .Data X i(Data X),
246
        .Data Y i(Data Y),
247
        .DMP o(DMP),
        .DmP_o(DmP),
248
249
        .zero flag o(zero flag),
250
        .real op o(real op),
251
        .sign final result o(sign final result)
252
        );
253
254
    255
256
257
    ///////Mux exp operation OPER A i////////
258
259
    Multiplexer AC #(.W(EW)) Exp Oper A mux(
260
           .ctrl(FSM selector A),
261
           .D0 (DMP[W-2:W-EW-1]),
262
           .D1 (exp oper result),
263
           .S (S Oper A exp)
264
        );
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 6 de 9 mar 30 ago 2016 15:19:07 CST

```
265
     ///////Mux exp operation OPER B i////////
266
267
     wire [EW-EWR-1:0] Exp oper B D1;
268
     wire [EW-1:0] Exp oper B D2;
269
270
     Mux 3x1 #(.W(EW)) Exp Oper B mux(
271
                     .ctrl(FSM selector B).
272
                     .D0 (DmP[W-2:W-EW-1]),
273
                     .D1 ({Exp oper B D1,LZA output}),
274
                     .D2 (Exp oper B D2),
275
                     .S(S Oper B exp)
276
                 );
277
278
279
     generate
280
         case(EW)
281
             8:beain
282
                 assign Exp oper B D1 =3'd0;
283
                 assign Exp oper B D2 = 8'd1;
284
             end
285
             default:begin
286
                 assign Exp oper B D1 =5'd0;
287
                  assign Exp oper B D2 = 11'd1;
288
             end
289
         endcase
290
     endgenerate
291
292
     293
294
     Exp Operation #(.EW(EW)) Exp Operation Module(
295
         .clk(clk),
296
         .rst(rst int),
297
         .load a i(FSM exp operation load diff),
298
         .load b i(FSM exp operation load OU),
299
         .Data A i(S Oper A exp),
         .Data_B_i(S_Oper_B_exp),
300
301
         .Add Subt i(FSM exp operation A S),
302
         .Data Result o(exp oper result),
303
         .Overflow flag o(overflow flag),
304
         .Underflow flag o(underflow flag)
305
         );
306
307
308
     309
310
     wire [EWR-1:0] Barrel Shifter S V D2;
311
312
     Mux 3x1 #(.W(EWR)) Barrel Shifter S V mux(
313
                     .ctrl(FSM selector B),
314
                     .D0 (exp oper result[EWR-1:0]),
315
                     .D1 (LZA output),
316
                     .D2 (Barrel Shifter S V D2),
317
                     .S (S Shift Value)
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 7 de 9 mar 30 ago 2016 15:19:07 CST

```
318
                 );
319
320
     generate
321
         case(EW)
322
             8:begin
323
                 assign Barrel Shifter S V D2 = 5'd1;
324
325
             default:begin
326
                 assign Barrel Shifter S V D2 = 6'd1;
327
             end
328
         endcase
329
     endgenerate
330
331
     ///////Mux Barrel shifter Data in/////
332
333
     Multiplexer AC #(.W(SWR)) Barrel Shifter D I mux(
334
          .ctrl(FSM selector C),
335
          .D0 ({1'b1,DmP[SW-1:0],2'b00}),
336
         .D1 (Add Subt result).
337
          .S (S Data Shift)
338
         );
339
340
     341
342
     Barrel Shifter #(.SWR(SWR),.EWR(EWR)) Barrel Shifter module (
343
          .clk(clk),
344
         .rst(rst int),
345
         .load i(FSM barrel shifter load),
346
         .Shift Value i(S Shift Value),
347
         .Shift Data i(S Data Shift),
348
          .Left Right i(FSM barrel shifter L R),
349
         .Bit Shift i(FSM barrel shifter B S),
350
          .N mant o(Sqf normalized result)
351
         );
352
353
354
     ///////Mux Add Subt Sgf op//////////////
355
356
     Multiplexer AC \#(.W(1)) Add Sub Sgf op mux(
357
          .ctrl(FSM selector D),
358
         .DO (real op),
359
         .D1 (1'b0),
360
         .S (S A S op)
361
         );
362
363
     ///////Mux Add Subt Sgf oper A//////////////
364
365
     Multiplexer AC #(.W(SWR)) Add Sub Sqf Oper A mux(
366
          .ctrl(FSM selector D),
367
          .D0 ({1'b1,DMP[SW-1:0],2'b00}),
368
         .D1 (Sqf normalized result),
369
         .S (S A S Oper A)
370
         );
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 8 de 9 mar 30 ago 2016 15:19:07 CST

```
371
372
     //////Mux Add Subt Sgf oper B/////////////
373
374
     wire [SWR-1:0] Add Sub Sgf Oper A D1;
375
376
     Multiplexer AC #(.W(SWR)) Add Sub Sgf Oper B mux(
377
                    .ctrl(FSM selector D),
378
                    .DO (Sgf normalized result),
379
                    .D1 (Add Sub Sgf Oper A D1),
380
                    .S (S A S Oper B)
381
                    );
382
     generate
383
         case (W)
384
             32:begin
385
                 assign Add Sub Sgf Oper A D1 = 26'd4;
386
                end
387
             default:begin
388
                 assign Add Sub Sgf Oper A D1 =55'd4;
389
390
            endcase
391
     endgenerate
392
393
     394
395
     Add Subt #(.SWR(SWR)) Add Subt Sqf module(
396
         .clk(clk),
397
         .rst(rst int),
398
         .load i(FSM Add Subt Sqf load),
399
         .Add Sub op i(S A S op),
         .Data A_i(S_A_S_0per_A),
400
401
         .PreData B i(S A S Oper B),
402
         .Data Result o(Add Subt result),
403
         //.P o(A S P),
404
         //.Cn o(A S C),
405
         .FSM C o(add overflow flag)
406
         );
407
408
     /*
409
     //Test Comb LZA//
410
411
     Test comb LZA #(.SWR(SWR)) comb(
412
             .clk(clk),
413
             .rst(rst),
414
             .0p A i(S A S Oper A),
415
             .Pre Op B i(S A S Oper B),
416
             .op(S_A_S_op), //Carry in
417
             .Cn o(A S C),
418
             .P o(A S P) //Propagate (for LZA)
419
         );
420
421
422
     423
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Fl...t_Mult/RTL/Add-Subt/FPU_Add_Subtract_Function.v Página 9 de 9 mar 30 ago 2016 15:19:07 CST

```
424
     LZA #(.SWR(SWR),.EWR(EWR)) Leading Zero Anticipator Module (
425
         .clk(clk),
426
         .rst(rst int),
         .load_i(FSM_LZA load),
427
428
         .P i(A S P),
429
         .C i(A S C),
430
         .A S op i(S A S op),
431
         .Shift Value o(LZA output)
432
         );
     */
433
434
     wire [SWR-1:0] Add Subt LZD;
435
     assign Add Subt LZD = ~Add Subt result;
436
437
     LZD #(.SWR(SWR),.EWR(EWR)) Leading Zero Detector Module (
438
         .clk(clk),
439
         .rst(rst int),
440
         .load i(FSM LZA load),
441
         .Add subt result i(Add Subt LZD),
442
         .Shift Value o(LZA output)
443
         );
444
445
     446
447
     Round Sqf Dec Rounding Decoder(
448
         .clk(clk),
449
         .Data i(Sqf normalized result[1:0]),
450
         .Round Type i(r mode),
451
         .Sign Result i(sign final result),
452
         .Round Flag o(round flag)
453
         );
454
455
     456
457
     Tenth Phase #(.W(W),.EW(EW),.SW(SW)) final result ieee Module(
458
         .clk(clk),
459
         .rst(rst int),
460
         .load i(FSM Final Result load),
         .sel a i(overflow flag),
461
462
         .sel b i(underflow flag),
463
         .sign i(sign final result),
464
         .exp ieee i(exp oper result),
465
         .sgf ieee i(Sgf normalized result[SWR-2:2]),
466
         .final result ieee o(final result ieee)
467
         );
468
469
     endmodule
470
```