/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 1 de 6 mar 30 ago 2016 15:15:57 CST

```
1
    `timescale 1ns / 1ps
    2
 3
    // Company:
4
    // Engineer:
5
    //
    // Create Date: 08/28/2016 01:49:26 AM
 6
7
    // Design Name:
8
    // Module Name: KOA 2
9
    // Project Name:
10
    // Target Devices:
    // Tool Versions:
11
12
    // Description:
13
    //
14
    // Dependencies:
15
    //
16
    // Revision:
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    21
22
                  //#(parameter SW = 24)
23
    module KOA 2
24
    //#(parameter SW = 54)
25
    \#(parameter SW = 12)
26
27
    input wire clk,
28
    input wire rst,
29
    input wire load b i,
30
    input wire [SW-1:0] Data A i,
31
    input wire [SW-1:0] Data B i,
32
    output wire [2*SW-1:0] sqf result o
33
    );
34
35
       //wire [SW-1:0] Data A i;
36
        //wire [SW-1:0] Data B i;
37
38
39
        //wire [2*(SW/2)-1:0] result left mult;
40
        //wire [2*(SW/2+1)-1:0] result right mult;
41
        wire [SW/2+1:0] result A adder;
42
        //wire [SW/2+1:0] Q result A adder;
43
        wire [SW/2+1:0] result B adder;
        //wire [SW/2+1:0] Q result B adder;
44
45
        //wire [2*(SW/2+2)-1:0] result middle mult;
46
47
        wire [SW-1:0] Q left;
48
        wire [SW+1:0] Q right;
49
        wire [SW+3:0] Q_middle; ///Modificación J: Le he agregado dos bits al largo del
        puerto, para acomodar los 2 cero el resultado de una multiplicacion
50
51
        wire [2*(SW/2+2)-1:0] S A;
52
        wire [2*(SW/2+2)-1:0] S B;
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 2 de 6 mar 30 ago 2016 15:15:57 CST

```
53
        wire [4*(SW/2)+2:0] Result;
54
55
        56
        wire [1:0] zero1;
57
        wire [3:0] zero2;
58
        assign zero1 =2'b00;
59
        assign zero2 =4'b0000;
60
        61
        wire [SW/2-1:0] rightside1;
62
        wire [SW/2-3:0] leftside1;
63
        wire [SW/2:0] rightside2;
64
65
        wire [4*(SW/2)-1:0] sqf r;
66
67
        assign rightside1 = (SW/2) *1'b0;
68
        assign rightside2 = (SW/2+1)*1'b0;
69
        assign leftside1 = (SW/2-2) *1'b0;
70
71
        localparam\ half = SW/2:
72
        localparam full port = SW - 1;
73
        //localparam level1=4;
        //localparam level2=5;
74
75
        76
77
     //generate
78
     //
          case (SW%2)
79
     //
              0:begin
80
            //Multiplier for left side and right side
81
82
83
               KOA 1 \#(.SW(SW/2)/*,.level(level1)*/) left(
84
                   .Data A i(Data A i[full port:half]/*P=SW/2*/),
85
                   .Data B i(Data B i[full port:half]/*P=SW/2*/),
                   .sgf result o(Q left) /*P=SW*//*result left mult*/
86
87
               );
88
89
90
                                                        /*,.level(level1)*/
               KOA 1 \#(.SW(SW/2)) right(
91
                   .Data A i(Data A i[half-1:0]/*P=SW/2*/),
92
                   .Data B i(Data B i[half-1:0]/*P=SW/2*/),
93
                   .sqf result o(Q right[full port:0]/*P=SW*/)
                                                                                 ₽
                   /*result right mult[2*(SW/2)-1:0]*/
94
               );
95
96
              //Adders for middle
97
98
               adder \#(.W(SW/2)) A operation (
99
                   .Data A i(Data A i[SW-1:SW-SW/2]/*P=SW/2*/),
100
                   .Data B i(Data A i[SW-SW/2-1:0]/*P=SW/2*/),
101
                   .Data S o(result A adder[SW/2:0]/*P=SW/2+1*/)
102
               );
103
104
               adder \#(.W(SW/2)) B operation (
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 3 de 6 mar 30 ago 2016 15:15:57 CST

```
105
                       .Data A i(Data B i[SW-1:SW/2]/*P=SW/2*/),
106
                       .Data B i(Data B i[SW/2-1:0]/*P=SW/2*/),
107
                       .Data S o(result B adder[SW/2:0]/*P=SW/2+1*/)
108
                  );
109
                 //multiplication for middle
110
111
              //Introducimos un par de ceros, ya que esta multiplicacion es siempre impar,
                                                                                                ₹
              gracias al sumador que viene detras.
112
              //Modificación: Le agregué otro bit al puerto de este multiplicador, para
                                                                                                ₽
              que fuera par.
113
                  KOA 1 #(.SW(SW/2+2)/* Port length = SW/2 + 2*/) middle (
114
115
                       .Data A i(\{1'b0 /*P=1*/, result A adder[SW/2:0]/*P=SW/2+1*/\}),
                                                                                                4
                      /*Q result A adder[SW/2+1:0]*/
116
                       .Data B i(\{1'b0 / P=1*/, result B adder[SW/2:0]/ P=SW/2+1*/\}),
                                                                                                ₽
                      /*Q result B adder[SW/2+1:0]*/
117
                       .sgf result o(Q middle[SW+3:0])
                                                                                                ₽
                      /*result middle mult[2*(SW/2)+2:0]*/
118
119
                      //Vamos a truncar este resultado en la siguiente etapa del puerto
120
                  );
121
122
123
124
      //
                    wire [SW-1:0] Q left;
125
      //
                    wire [SW+1:0] Q right;
126
      //
                    wire [SW+3:0] Q middle;
127
128
                 ///Subtractors for middle
129
130
                  substractor #(.W(SW+2)) Subtr 1 (
131
                       .Data A i(Q middle[SW+1:0] /*P=SW+2*/),
                                                                                                ₹
                      /*result middle mult//*/
132
                       .Data B i({zero1/*P=2*/, Q left /*P=SW*/}),
                                                                                                ₹
                      /*result left mult//*/
                       .Data S o(S A[SW+1:0]/*P=SW+2*/)
133
134
                  );
135
                  substractor #(.W(SW+2)) Subtr_2 (
136
137
                       .Data A i(S A[2*(SW/2)+1:0] /*P=SW+2*/),
138
                       .Data B i(\{zero1 / *P=2*/, Q right[SW-1:0] / *P=SW*/\}),
                                                                                                ₽
                      /*result right mult//*/
139
                       .Data S o(S B[2*(SW/2)+1:0]) //Port width is SW+1
140
                  );
141
142
143
              //wire [SW-1:0] Q left; /*P=SW*/
144
              //wire [SW+1:0] Q right; /*P=SW+2*/
145
146
                 //Final adder
147
                  adder #(.W(2*SW)) Final(
148
                       .Data A i(\{Q \text{ left } /*P=SW*/ , Q \text{ right}[SW-1:0]/*P=SW*/\}),
                                                                                  //Port
                                                                                                ₽
                      width is 2*SW /*result left mult, result right mult*/
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 4 de 6 mar 30 ago 2016 15:15:57 CST

```
149
                      .Data B i({leftside1,S B[2*(SW/2)+1:0], rightside1}),
150
                      .Data S o(Result[4*(SW/2):0]/*P=2*SW+1*/)
151
                  );
152
153
                 //Final Register
154
155
                  RegisterAdd #(.W(2*SW)) finalreg ( //Data X input register
156
                      .clk(clk),
157
                      .rst(rst),
158
                      .load(load b i),
159
                      .D(Result[4*(SW/2)-1:0]),
160
                      .Q({sgf result o})
161
                  );
162
163
      //
               end
164
      //
            1:begin
165
      //
               166
      //
                //Multiplier for left side and right side
167
168
      //
                   KOA 1 \#(.SW(SW/2)/*,.level(level2)*/) left high(
169
170
     //
                                .Data A i(Data A i[SW-1:SW/2]),
171
                                .Data B i(Data B i[SW-1:SW/2]),
     //
                                .sgf_result_o(/*result_left mult*/Q left)
172
     //
173
     //
                    );
174
175
     //
                   /*RegisterAdd #(.W(2*(SW/2))) leftreg( //Data X input register
176
     //
                        .clk(clk),
177
     //
                        .rst(rst),
178
      //
                        .load(1'b1),
179
     //
                        .D(result left mult),
180
     //
                        .Q(Q left)
181
                   );//*/
     //
182
183
     //
                   KOA 1 \#(.SW((SW/2)+1)/*,.level(level2)*/)  right lower(
184
185
      //
                        .Data A i(Data A i[SW/2-1:0]),
186
     //
                        .Data B i(Data B i[SW/2-1:0]),
187
     //
                        .sqf result o(/*result right mult*/Q right)
188
     //
                   );
189
190
     //
                    /*RegisterAdd #(.W(2*((SW/2)+1))) rightreg( //Data X input register
191
                        .clk(clk),
     //
192
      //
                        .rst(rst),
193
     //
                        .load(1'b1),
194
     //
                        .D(result right mult),
195
     //
                        .Q(Q right)
196
     //
                   );//*/
197
198
     //
                  //Adders for middle
199
200
     //
                   adder \#(.W(SW/2+1)) A operation (
201
      //
                        .Data A i(\{1'b0,Data A i[SW-1:SW-SW/2]\}),
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 5 de 6 mar 30 ago 2016 15:15:57 CST

```
202
      //
                         .Data B i(Data A i[SW-SW/2-1:0]),
203
      //
                         .Data S o(result A adder)
204
      //
                    );
205
206
      //
                    adder \#(.W(SW/2+1)) B operation (
                         .Data A i({1'b0,Data B i[SW-1:SW-SW/2]}),
207
      //
208
                         .Data B i(Data B i[SW-SW/2-1:0]),
      //
209
                         .Data S o(result B adder)
      //
210
                    );
      //
211
212
      //
                    //segmentation registers for 64 bits
213
214
      //
                    /*RegisterAdd #(.W(SW/2+2)) preAreg ( //Data X input register
215
      //
                                     .clk(clk),
216
      //
                                     .rst(rst),
                                     .load(1'b1),
217
      //
218
      //
                                     .D(result A adder),
219
                                     .Q(Q result A adder)
      //
220
      //
                                 );//
221
222
      //
                    RegisterAdd #(.W(SW/2+2)) preBreg ( //Data X input register
223
      //
                                     .clk(clk),
224
      //
                                     .rst(rst),
225
      //
                                     .load(1'b1),
226
      //
                                     .D(result B adder),
227
      //
                                     .Q(Q result B adder)
228
      //
                                 );//*/
229
                   //multiplication for middle
      //
230
                    KOA_1 \#(.SW(SW/2+2)/*,.level(level2)*/)  middle (
231
      //
232
233
      //
                         .Data A i(/*Q result A adder*/result A adder),
                         .Data_B_i(/*Q_result_B_adder*/result B adder),
234
      //
235
      //
                         .sgf result o(/*result middle mult*/Q middle)
236
      //
                    );
237
238
      //
                   //segmentation registers array
239
240
241
      //
                    /*RegisterAdd #(.W(2*((SW/2)+2))) midreg ( //Data X input register
242
      //
                         .clk(clk),
                         .rst(rst),
243
      //
244
      //
                         .load(1'b1),
245
      //
                         .D(result middle mult),
                         .Q(Q_middle)
246
      //
247
      //
                    );//*/
248
      //
249
                   ///Subtractors for middle
250
251
      //
                    substractor \#(.W(2*(SW/2+2))) Subtr 1 (
252
                         .Data A i(/*result middle mult//*/Q middle),
      //
253
      //
                         .Data B i({zero2, /*result left mult//*/Q left}),
254
      //
                         .Data S o(S A)
```

/home/local/ESTUDIANTES/jsequeira/Documentos/Ka...PU-master/Karatsuba.srcs/sources_1/new/KOA_2.v Página 6 de 6 mar 30 ago 2016 15:15:57 CST

```
255
      //
256
257
      //
                     substractor \#(.W(2*(SW/2+2))) Subtr 2 (
258
      //
                          .Data A i(S A),
259
      //
                         .Data B i({zero1, /*result right mult//*/Q right}),
260
      //
                         .Data S o(S B)
261
      //
                     );
262
      //
                    //Final adder
263
264
265
      //
                     adder \#(.W(4*(SW/2)+2)) Final(
266
                         .Data A i({/*result left mult, result right mult*/Q left,Q right}),
      //
267
                         .Data_B_i({S_B, rightside2}),
      //
                         .Data S o(Result[4*(SW/2)+2:0])
268
      //
269
      //
                     );
270
      //
271
                    //Final Register
272
273
274
275
      //
                     RegisterAdd \#(.W(4*(SW/2)+2)) finalreg ( //Data X input register
276
      //
                         .clk(clk),
                         .rst(rst),
277
      //
278
      //
                         .load(load b i),
279
                         .D(Result[2*SW-1:0]),
      //
280
      //
                         .Q({sgf result o})
281
      //
                     );
282
      //
                 end
283
      //
            endcase
284
      //endgenerate
285
286
287
288
289
      endmodule
290
```