/home/local/ESTUDIANTES/jsequeira/Descargas/Flo...PU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v Página 1 de 2 mar 30 ago 2016 15:19:26 CST

```
1
    `timescale 1ns / 1ps
2
    3
    // Company:
4
    // Engineer:
5
    //
    // Create Date: 03/11/2016 11:27:29 AM
6
7
    // Design Name:
8
    // Module Name: Barrel shifter
9
    // Project Name:
10
    // Target Devices:
    // Tool Versions:
11
12
    // Description:
13
    //
14
    // Dependencies:
15
    //
16
    // Revision:
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    21
22
23
    module Barrel Shifter
24
       #(parameter SWR=26, parameter EWR=5) //Implicit bit + Significand Width (23 bits
       for simple format, 52 bits for Double format)
25
       //+ quard Bit + round bit
26
       /*#(parameter SWR=55, parameter EWR=6)*/
27
28
       input wire clk,
29
       input wire rst,
30
       input wire load i,
31
       input wire [EWR-1:0] Shift Value i,
32
       input wire [SWR-1:0] Shift Data i,
33
       input wire Left Right i,
34
       input wire Bit Shift i,
35
       36
       output wire [SWR-1:0] N mant o
37
       );
38
       wire [SWR-1:0] Data Reg;
39
40
41
       42
43
44
       Mux Array #(.SWR(SWR),.EWR(EWR)) Mux Array(
45
           .clk(clk),
46
           .rst(rst),
47
           .load i(load i),
48
           .Data i(Shift Data i),
49
           .FSM left right i(Left Right i),
50
          .Shift Value i(Shift Value i),
51
           .bit shift i(Bit Shift i),
52
           .Data o(Data Reg)
```

/home/local/ESTUDIANTES/jsequeira/Descargas/Flo…PU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v Página 2 de 2 mar 30 ago 2016 15:19:26 CST

```
53
             );
54
         RegisterAdd #(.W(SWR)) Output_Reg(
55
56
              .clk(clk),
57
             .rst(rst),
             .load(load_i),
58
             .D(Data_Reg),
59
             .Q(N_mant_o)
60
61
62
     endmodule
63
64
```