






2 CYCLES












2 CYCLES







COMPLEX TIME-CONSUMING







DMA




DMA CONTROLLER (DMAC)




4 BLOCKS







BUS




BUS




BUS







BUS





BUS

WHY?









BUS

WHY?