Computer Architecture and Organization

Lecture Series for VIT, Chennai

Jaiber John, Intel 2022

Module 6 Computer Performance Analysis

Contents from:

- 1. [Stallings2016] Chapter 2
- 2. [Denis2020] Chapters 2, 4, 5

Computer Performance Analysis

- Performance Metrics and Evaluation
 - Historic Performance measures
 - Benchmarks


CPU Performance bottlenecks

- Profiling
 - Vtune
 - Performance Optimization

Computer Performance

- Computer Performance depends on:
 - CPU
 - Memory
 - o 10
- Imbalance between growth of performance
- Goal of System Architect is to:
 - Identifying bottlenecks
 - o Compensate mismatch
 - Reduce power consumption
 - o Improve core performance

CPU vs. Memory vs. Disk speed trends



CPU Performance

- CPU Performance achieved by:
 - Increasing Clock speed
 - Increasing Logic density
 - Caching strategies
 - Exploiting parallelism (ILP, DLP, TLP)
 - Many Integrated Cores
 - Component Integration (GPU, IPU, various microcontrollers)

 How to evaluate performance across various CPU models in a standardized way?

Moore's Law and Dennard Scaling

- Moore's Law (1965)
 - Number of transistors in a dense integrated circuit (IC) doubles about every two years
 - Has slowed down since 2010

- Dennard Scaling (1974)
 - Known as MOSFET scaling, is a scaling law which states roughly that, as transistors get smaller, their power density stays constant, so that the power use stays in proportion with area; both voltage and current scale with length.
 - Ignored leakage current and threshold voltage
 - "Power wall" occurs around 4 GHz

Amdahl's Law (1967)

• The speedup using a parallel processor with N processors that fully exploits the parallel portion of the program is :

Speedup =
$$\frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$$
$$= \frac{T(1-f) + Tf}{T(1-f) + \frac{Tf}{N}} = \frac{1}{(1-f) + \frac{f}{N}}$$

Where, f \rightarrow fraction of time taken by parallel part of a program (1 - f) \rightarrow fraction of time taken by sequential part of a program \rightarrow number of processors

Measures of CPU Performance

• Cycle time au=1/f.

f -> clock frequency

• Cycles per Instruction $CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$

$$I_i$$
 -> no. of executed instructions of type I_c -> total number of execute CPI_i ons

-> CPI of instruction type i

• Time taken to execute program:

$$T = I_c \times CPI \times \tau$$

• MIPS (Million Instructions per second)

MIPS rate
$$=\frac{I_c}{T \times 10^6} = \frac{f}{CPI \times 10^6}$$

Problem #1 (CPI, T, MIPS)

Given

- Total instructions (Ic) = 2 million = 2,000,000
- Frequency = 400 MHz = 400,000,000 Hz

Instruction Type	CPI	Instruction Mix (%)
Arithmetic and logic	1	60
Load/store with cache hit	2	18
Branch	4	12
Memory reference with cache miss	8	10

Calculate avg. CPI, MIPS rate, program execution time T?

Arithmetic, Geometric, Harmonic Mean

Arithmetic mean

$$AM = \frac{x_1 + \cdots + x_n}{n} = \frac{1}{n} \sum_{i=1}^{n} x_i$$

(2.4) For time-based variables

Geometric mean

$$GM = \sqrt[n]{x_1 \times \cdots \times x_n} = \left(\prod_{i=1}^n x_i\right)^{1/n} = e^{\left(\frac{1}{n}\sum_{i=1}^n \ln(x_i)\right)}$$

(2.5) For comparing benchmarks across systems

Harmonic mean

$$HM = \frac{n}{\left(\frac{1}{x_1}\right) + \cdots + \left(\frac{1}{x_n}\right)} = \frac{n}{\sum_{i=1}^n \left(\frac{1}{x_i}\right)} \qquad x_i > 0$$

(2.6) For averaging rates (MIPS, MFLOPS)

It can be shown that the following inequality holds:

$$AM \le GM \le HM$$

Performance Evaluation


- Theoretical approach Performance Modeling and Simulation
 - While designing new systems
 - Queuing theory, discrete event simulation, Markov models, etc.
 - Trace and event simulation, performance prediction
- Practical approach Benchmarking
 - Run programs called "Benchmarks" on a computer and measure various metrics
 - MIPS and MFLOPS cannot be directly compared across systems
 - SPEC, LINPACK, etc.. Popular benchmarks
 - VTune collect and analyze "micro-architectural" events

Benchmarks

- SPEC
 - Standard Performance Evaluation Corporation (SPEC)
 - https://www.spec.org/benchmarks.html
- LINPACK/HPL (High Performance LINPACK) For Supercomputer performance
 - o www.Top500.org

• MLBench – For Machine Learning performance

SPEC Flowchart



Normalized runtime ratio
$$r_i = \frac{Tref_i}{Tsut_i}$$

Final metric (GM of ratios)
$$r_G = \left(\prod_{i=1}^{12} r_i\right)^{1/12}$$

Figure 2.7 SPEC Evaluation Flowchart

Performance Analysis using VTune

Free Book: Performance Analysis and Tuning on Modern CPUs,
 Denis Bakhvalov

Why Performance Engineering?

Version	Implementation	Absolute speedup	Relative speedup
1	Python	1	
2	Java	11	10.8
3	C	47	4.4
4	Parallel loops	366	7.8
5	Parallel divide and conquer	6,727	18.4
6	plus vectorization	23,224	3.5
7	plus AVX intrinsics	62,806	2.7


Speedups from performance engineering a program that multiplies two 4096-by-4096 matrices

Performance Monitoring

- Software or Hardware Level
- Usages
 - Performance Tuning
 - Workload Characterization
 - Capacity Planning

Performance Evaluation with PMU

- PM Critical step for Performance Evaluation
- Different ways to improve performance
 - Better Hardware
 - Better Algorithms
 - Optimizations in SW (Loop vectorization, unrolling, etc)
 - Software Tuning
- Performance Monitoring Unit (PMU)
 - Built-in processor core



Software Tuning by Performance Monitoring

- Frequent DRAM Access
- Cache Misses
- Page Faults
- Scheduling Overheads
- Core Underutilization
- Inefficient Synchronization
- .. Many more

PMU Events, Counters




Figure 15: Performance Monitoring Unit of a modern Intel CPU.


Tools

- Intel 'VTune Profiler'
 - Fix Performance Bottlenecks Quickly and Realize All the Value of Hardware
- Intel 'Advisor'
 - Efficient Vectorization, Threading, Memory Usage, and Accelerator
 Offloading
- Linux perf

VTune - Full System Profiler

Analysis Group	Analysis Types
Algorithm analysis	Hotspots Anomaly Detection Memory Consumption
Microarchitecture analysis	Microarchitecture Exploration Memory Access
<u>Parallelism</u> analysis	Threading HPC Performance Characterization
I/O analysis	Input and Output
Accelerators analysis	GPU Offload GPU Compute/Media Hotspots CPU/FPGA Interaction
<u>Platform Analyses</u>	System Overview Platform Profiler

Software Tuning and Optimization with VTune



Basic Analysis

- CPU Utilization
- Memory utilization
- CPI calculation
- Microarchitectural analysis
- Pipeline slots
- Cache Misses
- Branch mis-prediction

CPU Utilization

Clock

- Core clock varies with frequency scaling
- Ref clock monotonic, counts independent of scaling (TSC)

$$CPU\ Utilization = \frac{CPU_CLK_UNHALTED.REF_TSC}{TSC},$$

- If CPU Utilization low, app performance is low
- If CPU utilization too high, maybe it's wasting CPU cycles in busy loop

Cycles Per Instruction (CPI)


- Cycles Per Instruction (CPI) how many cycles it took to retire one instruction on average.
- Instructions Per Cycle (IPC) how many instructions were retired per one cycle on average.

$$IPC = \frac{INST_RETIRED.ANY}{CPU_CLK_UNHALTED.THREAD}$$

$$CPI = \frac{1}{IPC},$$


Software Tuning with VTune

VTune - Hotspot Analysis




VTune - Analysing Memory Access

Paused Time 1:





0s

VTune - Microarchitectural Exploration



VTune - Analyse Page faults





This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.

_

Analysis of various Matrix multiply functions and Optimization

Matrix Multiplication Sample code - VTune

- Summary: Multi-threaded sample code that implements several types of matrix multiplication functions for analysis
- Placed under: [Documents]\VTune\samples\matrix
- Configurations:
 - NUM_THREADS or MAX_THREADS: 16
 - NUM or MSIZE : 2048
 - MATRIX_BLOCK_SIZE : 64
 - MULTIPLY : "multiply0", "multiply1", ... "multiply5"
- 3 Modes:
 - USE_THR Use Threading
 - USE_OMP Use OpenMP
 - USE_KML Use Intel Kernel Math Library (<u>Link</u>)
- Runs on:
 - Windows and Linux

Program Flow

```
main() - matrix.c 64
ParallelMultiply() - thrmodel.c 79 (USE_THR), 171 (USE_OMP), 210 (USE_MKL)
ThreadFunction - thrmodel.c 49
MULTIPLY - multiply.c (any one of multiply0, multiply1, ...)
```

Tutorial:

https://www.intel.com/content/www/us/en/develop/documentation/vtune-tutorial-common-bottlenecks-windows/top.html

#1. Basic serial Implementation (USE_THR, multiplyo)

```
void multiply0(int msize, int tidx, int numt, TYPE a[][NUM], TYPE b[][NUM],
TYPE c[][NUM], TYPE t[][NUM])
    int i, j, k;
// Basic serial implementation
    for(i=0; i<msize; i++) {</pre>
        for(j=0; j<msize; j++) {</pre>
             for(k=0; k<msize; k++) {</pre>
                 c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

- 1. Doesn't use thread index, each loop multiples full matrix
- 2. Matrix is multiplied NUM_THREADS times
- 3. Very slow..

#1. Analysis (multiply0)

○ CPU
 □

 IPC ②:
 0.705 №

 SP GFLOPS ③:
 0.004

 DP GFLOPS ③:
 0.044

 x87 GFLOPS ③:
 0.003

 Average CPU Frequency ③:
 1.5 GHz

Fime ②: 1.5% (5.700s) ▶ of Elapsed time

IPC Rate @: 1.311

○ Logical Core Utilization [®]:

53.0% (4.239 out of 8) **№**

Physical Core Utilization ②: 73.6% (2.944 out of 4) ▶

Microarchitecture Usage[®]: 26.8%
 of Pipeline Slots

Memory Bound [◎]: 18.4%
 of Pipeline Slots

Vectorization [◎]: 0.7%
 of Packed FP Operations Image: 1.7%

#2. Parallel multiply (multiply1, USE_THR)

```
void multiply1(int msize, int tidx, int numt, TYPE a[][NUM],
TYPE b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
     int i,j,k;
     for(i=tidx; i<msize; i=i+numt) {</pre>
          for(j=0; j<msize; j++) {</pre>
                for(k=0; k<msize; k++) {</pre>
                          c[i][j] = c[i][j] + a[i][k] * b[k][j];
                      1. Better than multiply0, since task is divided equally by threads
                      2. 1st thread processes 0th, 16th, 32nd.. element,
                      3. 2<sup>nd</sup> thread processes 1<sup>st</sup>, 17<sup>th</sup>, 33r, .. element, so on
                      4. Big performance problem: Accesses columns in inner loop
```

#2. Analysis of multiply1

- - CPU
 ⑥

 IPC ②:
 0.511 №

 SP GFLOPS ③:
 0.006

 DP GFLOPS ③:
 0.137

 x87 GFLOPS ③:
 0.002

 Average CPU Frequency ③:
 1.5 GHz

Time ②: 2.1% (2.661s) ▶ of Elapsed time IPC Rate ③: 1.299

- Logical Core Utilization[®]: 95.1% (7.610 out of 8)
- Microarchitecture Usage[®]: 25.4%
 of Pipeline Slots


- Memory Bound [®]: 31.2%
 of Pipeline Slots
- Vectorization[®]: 0.7%
 of Packed FP Operations
- ⊙ GPU Active Time[®]: 2.1%

- Sequentially accessing a column causes cache thrashing and increases memory bandwidth
- Code is memory bound, has low IPC (conversely high CPI rate)

#2. Analysis of multiply1 (Microarchitectural exploration)

Clockticks: Instructions Retired: CPI Rate ?: MUX Reliability 19: Retiring ①: Front-End Bound 3: Bad Speculation 19: Back-End Bound 12: Memory Bound ②: (2) L1 Bound (2): L2 Bound ①: Contested Accesses 2: Data Sharing ①: L3 Latency 12: SQ Full 1: O DRAM Bound 12: Memory Bandwidth ?: Memory Latency ?: Store Bound ①: Core Bound 1:

379,994,300,000 147,238,600,000 2.581 0.979 19.6% of Pipeline Slots 4.3% of Pipeline Slots 0.3% of Pipeline Slots 75.9% **▶** of Pipeline Slots 63.8% ► of Pipeline Slots 7.2% of Clockticks 2.6% of Clockticks 16.6% ► of Clockticks 0.2% of Clockticks of Clockticks 3.6% ► of Clockticks 0.0% of Clockticks 49.8% ▶ of Clockticks 22.8% ▶ of Clockticks 63.8% ► of Clockticks 0.0% of Clockticks 12.1% ▶ of Pipeline Slots



This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.

#3. Loop interchange (multiply2, USE_THR)

```
void multiply2(int msize, int tidx, int numt, TYPE a[][NUM], TYPE b[][NUM], TYPE
c[][NUM], TYPE t[][NUM])
    int i,j,k;
// This implementation interchanges the 'j' and 'k' loop iterations.
// The loop interchange technique removes the bottleneck caused by the
// inefficient memory access pattern in the 'multiply1' function.
    for(i=tidx; i<msize; i=i+numt) {</pre>
        for(k=0; k<msize; k++) {</pre>
            for(j=0; j<msize; j++) {</pre>
                c[i][j] = c[i][j] + a[i][k] * b[k][j];
                                          Loop interchange – row wise access
                                       2. Avoids stride access, cache misses and
                                           memory pressure
```

Improves performance

#3. Analysis multiply2

⊙ Elapsed Time [©]: 20.816s

IPC ③: 1.265
SP GFLOPS ③: 0.002
DP GFLOPS ③: 0.829
x87 GFLOPS ③: 0.002
Average CPU Frequency ③: 1.9 GHz

Time ②: 1.0% (0.214s) ▶ of Elapsed time

IPC Rate @: 1.212

- Dogical Core Utilization[®]: 97.5% (7.803)
 out of 8)
- Microarchitecture Usage [®]: 61.2% of Pipeline Slots

- Memory Bound[®]: 1.6%
 of Pipeline Slots
- Vectorization[®]: 0.0%
 of Packed FP Operations
- GPU Active Time [®]: 1.0% ▼


#3. Microarchitectural analysis of multiply2

⊙ Elapsed Timeຶ: 15.238s 📭

 \odot

 \odot


liapseu lillie . 13.2305 •	
Clockticks:	196,007,800,000
Instructions Retired:	318,844,700,000
CPI Rate ^② :	0.615
MUX Reliability ①:	0.985
Retiring ②:	78.1% ► of Pipeline Slots
	77.5% ▼ of Pipeline Slots
	5.4% of uOps
Memory Operations ®:	42.1% ► of Pipeline Slots
Fused Instructions ②:	2.2% of Pipeline Slots
Non Fused Branches ②:	2.1% of Pipeline Slots
Nop Instructions ®:	0.0% of Pipeline Slots
Other ⑦:	25.7% of Pipeline Slots
	0.6% of Pipeline Slots
Front-End Bound ②:	24.3% ▼ of Pipeline Slots
	3.0% of Pipeline Slots
	21.2% ▼ of Pipeline Slots
	26.5% ▼ of Pipeline Slots _
Decoder-0 Alone :	16.7% ▼ of Clockticks Th
Front-End Bandwidth DSB 3:	0.0% of Pipeline Slots
Front-End Bandwidth LSD 19:	0.0% of Pipeline Slots
(Info) DSB Coverage ^② :	0.0%
(Info) LSD Coverage ^① :	0.0%
(Info) DSB Misses ①:	100.0% ▼ of Pipeline Slots



This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.

1. DSB (Decoded Streaming Buffer) miss is high


#3. Turn on compiler optimization



#3. Microarchitectural analysis of multiply2 (After compiler optimization)

ତ Elapsed Time [©]: 3.561s **ໂ**ຣ

Clockticks:	36,434,400,000	
Instructions Retired:	41,258,500,000	
CPI Rate ①:	0.883	
MUX Reliability ®:	0.999	
	51.0%	of Pipeline Slots
Front-End Bound ^③ :	11.8%	of Pipeline Slots
Bad Speculation ^③ :	3.1%	of Pipeline Slots
Back-End Bound ^③ :	34.1% ▶	of Pipeline Slots
Memory Bound	17.6%	of Pipeline Slots
⊙ Core Bound ^③ :	16.5% 🖪	of Pipeline Slots
Divider [⊕] :	0.0%	of Clockticks
	24.3%	of Clockticks
Ocycles of 0 Ports Utilized :	12.4%	of Clockticks
Cycles of 1 Port Utilized ^① :	8.8%	of Clockticks
Cycles of 2 Ports Utilized ¹ :	12.7% 🖪	of Clockticks
O Cycles of 3+ Ports Utilized :	64.7%	of Clockticks
Vector Capacity Usage (FPU) 19:	25.0% 🟲	
Average CPU Frequency ®:	2.1 GHz	
Total Thread Count:	11	
Paused Time ®:	0s	



This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.

#3. But.. No vectorization

- - CPU
 □

 IPC ②:
 0.910 №

 SP GFLOPS ③:
 0.002

 DP GFLOPS ③:
 4.159

 x87 GFLOPS ③:
 0.005

 Average CPU Frequency ④:
 2.0 GHz

Time ②: 2.4% (0.096s) ▶ of Elapsed time IPC Rate ②: 1.546

- Logical Core Utilization[®]: 107.4% (8.590 out of 8)
- Microarchitecture Usage[®]: 44.4%
 of Pipeline Slots

Retiring ③: 44.4% of Pipeline Slots
Front-End Bound ④: 29.3% ▶ of Pipeline Slots
Bad Speculation ①: 4.9% of Pipeline Slots
Back-End Bound ④: 21.4% ▶ of Pipeline Slots

Memory Bound ③: 10.8% of Pipeline Slots

Memory Bound[⊙]: 10.8%
 of Pipeline Slots

Vectorization [®]: 0.0%
 of Packed FP Operations

x87 FLOPs ?:

Non-FP ?:

Instruction Mix:

 SP FLOPs ②: 0.0% of uOps Packed ②: 3.5% from SP FP Scalar 2: 96.5% from SP FP OP FLOPs :: 26.8% of uOps Packed ②: 0.0% from DP FP Scalar 3: 100.0% ▶ from DP FP

0.0%

73.2%

of uOps

of uOps


FP Arith/Mem Rd Instr. Ratio ②: 0.533 FP Arith/Mem Wr Instr. Ratio ③: 1.413


#3. After Vectorization...

Microarchitecture Exploration Microarchitecture Exploration ▼ ③ 顷

Analysis Configuration Collection Log Summary Bottom-up Event Count Platform

⊙ Elapsed Time [®]: 2.731s






This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.

#4. With USE_OMP (OpenMP)

Change from USE_THR to USE_OMP in the Project Properties page




#4. With USE_OMP (OpenMP, multiply3)

Microarchitecture Exploration Microarchitecture Exploration ▼ Analysis Configuration Collection Log Summary Bottom-up **Event Count** Platform Elapsed Time : 4.525s Clockticks: 42,185,700,000 Instructions Retired: 22,667,000,000 CPI Rate 19: 1.861 ▶ MUX Reliability 19: 0.966 Retiring : 26.2% of Pipeline Slots Front-End Bound 2: 4.4% of Pipeline Slots Bad Speculation 2: 18.9% **№** of Pipeline Slots 0.0% of Pipeline Slots Branch Mispredict 12: Machine Clears 19: 18.9% ▶ of Pipeline Slots 50.5% ▶ of Pineline Slots Back-End Bound ②: Memory Bound ②: 25.4% ▶ of Piveline Slots 25.0% ► of Clockticks L1 Bound ②: DTLB Overhead ①: of Clockticks Loads Blocked by Store Forwarding 2: 0.0% of Clockticks Lock Latency 19: 0.0% ▶ of Clockticks Split Loads 2: 0.0% of Clockticks 0.4% of Clockticks 4K Aliasing ?: FB Full ?: 0.0% ► of Clockticks L2 Bound ①: 0.0% of Clockticks L3 Bound ②: 9.6% ► of Clockticks

O - - - t - - t - - 1 A - - - - - - 0

#4. With USE_OMP (OpenMP, multiply3)



This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible Instruction Retired). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more parrow

Intel Advisor

Vectorization, Offload modeling, etc

VTune vs. Advisor

VTune

- Hotspot Analysis
- Threading Analysis
- Microarchitecture Exploration
- Memory Access Analysis
- IO Analysis
- GPU Analysis

Advisor


- Vectorization and Code Insights
- CPU/GPU Roofline Insights
- Offload Modeling
- Threading

Heterogeneous Computing

- Parts of program executes across various compute units
 - o CPU, GPU, FPGA, ASIC, TPU, etc
- Commonly used frameworks: CUDA, OpenCL, SYCL
- Programmer's problems:
 - How to identify the heterogeneous compute units available
 - How to ascertain which parts of program to offload to compute units, to achieve the best performance?
- Intel Advisor has 'Offload Modeling'

Roofline Model Analysis

- Plots Machine Peak performance against Arithmetic intensity
- Arithmetic Intensity is ratio of no. of operations per byte read from memory (FLOPS/byte)
- Helps in
 - Identifying machine limitations
 - Optimization opportunities in the program
 - Compare performance across various architectures




Intel Advisor - Roofline Modeling

- Stride program
 - Scalar and vector loops
 - Row and column traversal
- Roofline Analysis
 - L1, L2, L3, DRAM Bandwidth
 - Loop location and analysis

Intel Advisor - Vectorization


- Before and after vectorization
 - Comparison of speed
 - Before: 27.48 s
 - GFLOPS 0.044
- Enable/Disable vectorization
 - Project Properties: /QxHOST /Ot

Intel Advisor - Roofline Model (Stride_and_MAP)



- 1. GFLOPS quite low
- 2. Low arithmetic intensity
- 3. 5 loops exhibit different Arithmetic intensity and GFLOPS

Enabling/Disabling Vectorization



To enable Vectorization:

- Optimization -> /O2
- Favor Size or Speed -> /Ot

Refer to readme.txt for other options

Performance Analysis Problems

Analysis

- Analyse
 - o CPI rate
 - Cache miss
 - Arithmetic Intensity
 - Branch prediction
 - Hotspots
- Scenario:
 - o Stride
 - Vectorization
 - o OpenMPenabling
 - Loop Unrolling effect

Case #1: Auto-Vectorization effects

```
void multiply3(int msize, int tidx, int numt, TYPE a[][NUM], TYPE
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
    int i, j, k;
// Add compile option for vectorization report Windows: /Qvec-report3
Linux -vec-report3
    for(i=tidx; i<msize; i=i+numt) {</pre>
        for(k=0; k<msize; k++) {</pre>
#pragma ivdep
            for(j=0; j<msize; j++) {</pre>
                 c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

#1. Analysis & Comments

Attributes	No vectorization (r013ue)	With auto- vectorization (AVX2) r0014ue	Comments
Execution time	12.33 s	2.894 s	Perf. Boost is due to SIMD
CPI Rate	0.532	0.899	SIMD instructions can take more cycles than scalar ones
Instructions Retired	318,820,000,000	41,188,200,000	SIMD instructions process more data per instruction
CPU Front End usage	8.8 %	13.9%	No significant change
Bad Speculation	1.8 %	0.0 %	No significant change
Pipeline slots utilization	87.3%	52.5 %	Indicates waiting for data
Memory bound	0.4 %	17.3%	SIMD needs more data bandwidth
Core bound	1.8 %	17.1 %	SIMD lanes increases usage

Case #2: Row vs. Column access

```
// Before -> Column access
for(i=tidx; i<msize; i=i+numt) {</pre>
    for(j=0; j<msize; j++) {</pre>
          for(k=0; k<msize; k++) {</pre>
                c[i][j] = c[i][j] + a[i][k] * b[k][j];
// After -> Row access
for(i=tidx; i<msize; i=i+numt) {</pre>
    for(k=0; k<msize; k++) {</pre>
         for(j=0; j<msize; j++) {</pre>
              c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

#2. Analysis & Comments

Attributes	Column Access (r017ue)	Row access (r0018ue)	Comments
Execution time	54.485 s	11.676s	Accessing a column in a hot loop causes lot of cache (cold) misses
CPI Rate	2.487	0.545	Clocks not wasted waiting for data from memory
CPU Front End usage	4.2 %	8.7 %	No significant change
Bad Speculation	0.4 %	0.4 %	No significant change
Pipeline slots utilization	19.9%	90.0%	Better utilization, also indicates vectorization could help here
Memory bound	64.4%	0.2 %	Significant reduction in memory access (for row access) due to caching
Core bound	11.1 %	0.8 %	No significant change

Case #3. Loop Unrolling effects

```
for (i = tidx; i < msize; i = i + numt) {</pre>
       for (k = 0; k < msize; k++) {
           for (j = 0; j < msize; j+=8) {
               c[i][j] = c[i][j] + a[i][k] * b[k][j];
               c[i][i+1] = c[i][i+1] + a[i][k] * b[k][i+1];
               c[i][i+2] = c[i][i+2] + a[i][k] * b[k][i+2];
               c[i][i+3] = c[i][i+3] + a[i][k] * b[k][i+3];
               c[i][j+4] = c[i][j+4] + a[i][k] * b[k][j+4];
               c[i][j+5] = c[i][j+5] + a[i][k] * b[k][j+5];
               c[i][i+6] = c[i][i+6] + a[i][k] * b[k][i+6];
               c[i][j+7] = c[i][j+7] + a[i][k] * b[k][j+7];
```

#3. Analysis & Comments

Attributes	Row access (r0018ue)	Row access + loop unrolling (r0019ue)	Comments
Execution time	11.676s	9.941 s	Improvement in performance due to loop unrolling
CPI Rate	0.545	0.498	Marginal change
CPU Front End usage	8.7 %	2.7 %	No significant change
Bad Speculation	0.4 %	3.7 %	No significant change
Pipeline slots utilization	90.0%	94.2 %	Better utilization, also indicates vectorization could help here
Memory bound	0.2 %	0.0 %	No significant change
Core bound	0.8 %	0.0 %	No significant change
Branch instructions	17,318,789,664	896,020,160	~19x reduction

Case #4. Branch misprediction (induced)

```
int direction[NUM];
   // Randomize branch direction
   for (i = 0; i < msize; i++) {
        direction[i] = rand() % 2;
   for (i = tidx; i < msize; i = i + numt) {</pre>
        for (k = 0; k < msize; k++) {</pre>
            for (j = 0; j < msize; j++) {
                if (direction[i] == 1)
                    c[i][j] = c[i][j] + a[i][k] * b[k][j];
                else
                    c[i][j] = c[i][j] + a[i][k] * b[k][j] + i;
```

#4. Analysis & Comments

Attributes	Row access (r0018ue)	Row access + branch misprediction (r020ue)	Comments
Execution time	11.676s	27.90 s	Less performance due to speculation failure
CPI Rate	0.545	1.009	CPI drops due to pipeline stalls
CPU Front End usage	8.7 %	12.0 %	No significant change
Bad Speculation	0.4 %	37.8 %	Big impact due to mis-predicted branches
Pipeline slots utilization	90.0%	49.1 %	Pipeline underutilized due to stalls
Memory bound	0.2 %	0.3 %	No significant change
Core bound	0.8 %	0.8 %	No significant change
Branch instructions	17,318,789,664	29,069,454,048	~2x increase


Case #5. Roofline impact of Vectorization on Loop

```
#define REPEAT 3000
#define SIZE 70000
for (int r = 0; r < REPEAT; r++)
   for (int i = 1; i < SIZE; i++)
      doublesArray[i] = i * 42.0 + doublesArray[i];
```

What are the loop dependences?

#5. Before Vectorization

doublesArray[i] = i * 42.0 + doublesArray[i];



Calculated:

Approximately 1 arithmetic ops for 16 bytes


So, arithmetic Intensity 1/16 = 0.0625

Observed:

Arithmetic intensity = 0.042 GFLOPS/byte Performance = 0.685 GFLOPS

What would be the impact of vectorization?

#5. After Vectorization



Before:

- Arithmetic intensity = 0.042
 GFLOPS/byte
- Performance = 0.685 GFLOPS

After:

- Arithmetic intensity = 0.313
 GFLOP/byte
- Performance = 11.2 GFLOPs

Big improvement in performance, since there is no loop carried dependence!

Case #6. Roofline impact of Vectorization on Loop


```
#define REPEAT 3000
#define SIZE 70000

for (int r = 0; r < REPEAT; r++)
{
    for (int i = 1; i < SIZE; i++)
        {
        doublesArray[i] = i * 42.0 + doublesArray[i-1];
        }
}</pre>
```

What are the loop dependences?

#6. Before Vectorization

doublesArray[i] = i * 42.0 + doublesArray[i-1];



Calculated:

Approximately 1 arithmetic ops for 16 bytes


So, arithmetic Intensity 1/16 = 0.0625

Observed:

Arithmetic intensity = 0.042 GFLOPS/byte Performance = 0.689 GFLOPS

What would be the impact of vectorization?

#6. After Vectorization



Before:

- Arithmetic intensity = 0.042
 GFLOPS/byte
- Performance = 0.689 GFLOPS

After:

- Arithmetic intensity = 0.25
 GFLOP/byte
- Performance = 2.138 GFLOPs

Loop carried dependence has impacted the performance gain from Vectorization