




2 CYCLES






2 CYCLES




COMPLEX
TIME-CONSUMING



DMA



DMA CONTROLLER
(DMAC)



4 BLOCKS

CPU



DMAC





DISK CONTROLLER





MEMORY























ADDRESS

COUNT--

COUNT

CONTROL SIGNALS

BYTE COUNT = 0

BYTE COUNT



BU

