

#### Universidade Federal de Santa Catarina Centro Tecnológico – CTC Departamento de Engenharia Elétrica



## "EEL7020 – Sistemas Digitais"

Prof. Eduardo Augusto Bezerra

Eduardo.Bezerra@eel.ufsc.br

Florianópolis, março de 2010.


# **Sistemas Digitais**


Projeto de somador de 8 bits "construindo uma calculadora"


Arquivo: lab2\_VHDL.pdf parte III



## Projeto de somador de 4 bits







### **Tarefas**

A partir da Solução II apresentada anteriormente, implementar um somador de 8 bits com as seguintes entradas e saídas:

Entrada <u>Cin</u> e <u>A</u>	Entrada <u>B</u>	Saída <u>Soma</u>	Saída <u>Flags</u>
SW(0) = Cin			
SW(1) = A0	SW(9) = B0	LEDG(0) = S0	LEDR(0) = carry out
SW(2) = A1	SW(10) = B1	LEDG(1) = S1	LEDR(1) = overflow
SW(3) = A2	SW(11) = B2	LEDG(2) = S2	LEDR(2) = negativo
SW(4) = A3	SW(12) = B3	LEDG(3) = S3	LEDR(3) = zero
SW(5) = A4	SW(13) = B4	LEDG(4) = S4	
SW(6) = A5	SW(14) = B5	LEDG(5) = S5	
SW(7) = A6	SW(15) = B6	LEDG(6) = S6	
SW(8) = A7	SW(16) = B7	LEDG(7) = S7	
$C_8$ $C_7$ $C_6$	$C_5$ $C_4$ $C_3$ $C_2$	$\mathbf{C_1}$ $\leftarrow$	wai-um" (carry)
$\mathbf{A}_7 \ \mathbf{A}_6$	$A_5$ $A_4$ $A_3$ $A_5$	$\mathbf{A}_{1} \ \mathbf{A}_{0} \ \leftarrow$	- 1° operando
$+$ $B_7$ $B_6$	$B_5$ $B_4$ $B_3$ $B_5$	$B_1 B_0 \leftarrow$	- 2° operando

 $S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0$ 

```
library ieee;
library ieee;
                                         use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
                                         entity RCA is
-- somador completo (FA)
                                           port (SW : IN STD_LOGIC_VECTOR(17 downto 0);
entity FA is
                                                LEDG: OUT STD LOGIC VECTOR(7 downto 0);
  port (a, b, c: in std_logic;
                                                LEDR: OUT STD LOGIC VECTOR(17 downto 0)
       soma, carry: out std_logic);
  end FA:
                                         end RCA:
architecture FA beh of FA is
                                         architecture RCA stru of RCA is
begin
                                           signal c: std_logic_vector (7 downto 0);
  soma <= (a xor b) xor c;
                                           signal s: std_logic_vector (7 downto 0);
  carry <= b when ((a xor b) = '0')
                                         component FA
                                           port (a, b, c: in std_logic;
           else c:
                                                soma, carry: out std_logic);
end FA beh;
                                           end component;
                                         begin
    SW(1) = A0
                    SW(9) = B0
    SW(2) = A1
                    SW(10) = B1
                                         FA0: FA port map (sw(1), sw(9), sw(0), s(0), c(0));
    SW(3) = A2
                                         FA1: FA port map (sw(2), sw(10), c(0), s(1), c(1));
                    SW(11) = B2
    SW(4) = A3
                    SW(12) = B3
                                         FA2: FA port map (sw(3), sw(11), c(1), s(2), c(2));
    SW(5) = A4
                    SW(13) = B4
                                         FA3: FA port map (sw(4), sw(12), c(2), s(3), c(3));
    SW(6) = A5
                    SW(14) = B5
                                         FA4: FA port map (sw(5), sw(13), c(3), s(4), c(4));
    SW(7) = A6
                    SW(15) = B6
                                         FA5: FA port map (sw(6), sw(14), c(4), s(5), c(5));
    SW(8) = A7
                    SW(16) = B7
                                         FA6: FA port map (sw(7), sw(15), c(5), s(6), c(6));
                                         FA7: FA port map (sw(8), sw(16), c(6), s(7), c(7));
LEDG(0) = S0
                 SW(0) = Cin
                                         LEDG <= s:
LEDG(1) = S1
LEDG(2) = S2
                                         LEDR(0) <= c(7);
                                                                        -- carry out
LEDG(3) = S3
                                                                        -- overflow
             LEDR(0) = carry out
                                         LEDR(1) <= c(6) xor c(7);
LEDG(4) = S4
             LEDR(1) = overflow
                                         LEDR(2) \le s(7);
                                                                        -- negativo
LEDG(5) = S5
             LEDR(2) = negativo
                                         LEDR(3) <= '1' when (s = "00000000") else '0';
LEDG(6) = S6
                                                                                         -- zero
             LEDR(3) = zero
LEDG(7) = S7
                                         end RCA stru;
```