

  
Universidade Federal de Santa Catarina

## EEL7020 – Sistemas Digitais

### Aula 6: Circuitos sequenciais - Flip-flops

Prof. Djones Vinicius Lettnin  
lettnin@eel.ufsc.br  
<http://lettnin.pginas.ufsc.br/>


Disclaimer: slides adapted for EEL7020 by D. Lettnin from the original slides made available by the author E. Batista, F. Vahid.

  
Universidade Federal de Santa Catarina

### Circuitos Aritméticos

#### Overflow

- Somador/Subtrator Paralelo com Detecção de Overflow:



Se  $C = 0 \rightarrow R = X + Y$   
Se  $C = 1 \rightarrow R = X - Y$   
Se  $O = 1 \rightarrow$  ocorreu overflow

© F. Batista – Adapted by D. Lettnin 2

  
Universidade Federal de Santa Catarina

### Plano de Aula




- Somadores
- Flip-flops
  - Visão geral
  - NAND, NOR
  - FF-D, FF-T, FF-JK

3

  
Universidade Federal de Santa Catarina

### Faster Adder – (Bad) Attempt at “Lookahead”

- Idea
  - Modify carry-ripple adder – For a stage's carry-in, don't wait for carry to ripple, but rather *directly compute* from inputs of earlier stages
    - Called “lookahead” because current stage “looks ahead” at previous stages rather than waiting for carry to ripple to current stage



© Vahid – Adapted by D. Lettnin 4

  
Universidade Federal de Santa Catarina

### Implementação de Somadores

**CLA**

#### Somador paralelo “CARRY LOOKAHEAD”

A	B	$C_{in}$	S	$C_{out}$	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

$A = B = 0$   
Remoção de carry  
Se  $A = B = 0$ , então  $C_{out}$  será sempre 0, sem levar em consideração o  $C_{in}$ .

O FA em questão irá ignorar o carry recebido do FA do estágio anterior, “removendo” o carry recebido do restante do circuito.

© E. Bezerra – Adapted by D. Lettnin 5

  
Universidade Federal de Santa Catarina

### Implementação de Somadores

**CLA**

#### Somador paralelo “CARRY LOOKAHEAD”

A	B	$C_{in}$	S	$C_{out}$	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

$A = B = 1$   
Geração de carry  
Se  $A = B = 1$ , então  $C_{out}$  será sempre 1, sem levar em consideração o  $C_{in}$ .

O FA em questão irá ignorar o carry recebido do FA do estágio anterior, gerando sempre carry “1” para o próximo estágio.

© E. Bezerra – Adapted by D. Lettnin 6

**Implementação de Somadores**

**Somador paralelo “CARRY LOOKAHEAD”**

A	B	C <sub>in</sub>	S	C <sub>out</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

**A ≠ B Propagação de carry**

Se A ≠ B, então o FA em questão irá propagar o carry recebido do FA do estágio anterior, gerando sempre carry “1” para o próximo estágio.

7

© E. Bezerra— Adapted by D. Lettin

**Implementação de Somadores**

**Somador paralelo “CARRY LOOKAHEAD”**

A	B	C <sub>in</sub>	S	C <sub>out</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

**Funções para o propagate e generate**

Se A<sub>i</sub> ≠ B<sub>i</sub>, ou seja, se A<sub>i</sub> xor B<sub>i</sub> for verdadeiro, o C<sub>in</sub> é “propagado” para o C<sub>out</sub>:

$$P_i = A_i \text{ xor } B_i$$

Para um somador de 4 bits, o carry out pode ser obtido da seguinte forma:

$$\begin{aligned} C_1 &= G_0 \text{ or } P_0 C_0 \\ C_2 &= G_1 \text{ or } P_1 C_1 = G_1 \text{ or } P_1 G_0 \text{ or } P_1 P_0 C_0 \\ C_3 &= G_2 \text{ or } P_2 C_2 = G_2 \text{ or } P_2 G_1 \text{ or } P_2 P_1 G_0 \text{ or } P_2 P_1 P_0 C_0 \\ C_4 &= G_3 \text{ or } P_3 C_3 = G_3 \text{ or } P_3 G_2 \text{ or } P_3 P_2 G_1 \text{ or } P_3 P_2 P_1 G_0 \text{ or } P_3 P_2 P_1 P_0 C_0 \end{aligned}$$

8

© E. Bezerra— Adapted by D. Lettin

**Implementação de Somadores**

**Somador paralelo “CARRY LOOKAHEAD”**

A	B	C <sub>in</sub>	S	C <sub>out</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

**Funções para o propagate e generate**

Se A<sub>i</sub> = B<sub>i</sub>, ou seja, se A<sub>i</sub> xor B<sub>i</sub> for falso, o C<sub>in</sub> é “propagado” para o C<sub>out</sub>:

$$P_i = A_i \text{ xor } B_i$$

Se A<sub>i</sub> = B<sub>i</sub>, então um carry será gerado no C<sub>out</sub>:

$$G_i = A_i \text{ and } B_i$$

9

© E. Bezerra— Adapted by D. Lettin

**Implementação de Somadores**

**Somador paralelo “CARRY LOOKAHEAD”**

Soma e carry podem ser obtidos utilizando as funções *propagate* e *generate*.

Assim, se  $P_i = A_i \text{ xor } B_i$  e  $G_i = A_i \text{ and } B_i$ , logo:

$$S_i = A_i \text{ xor } B_i \text{ xor } C_i \Rightarrow S_i = P_i \text{ xor } C_i$$


$$C_{i+1} = A_i B_i \text{ or } C_i (A_i \text{ xor } B_i) \Rightarrow C_{i+1} = G_i \text{ or } C_i P_i$$

Para um somador de 4 bits, o carry out pode ser obtido da seguinte forma:


$$\begin{aligned} C_1 &= G_0 \text{ or } P_0 C_0 \\ C_2 &= G_1 \text{ or } P_1 C_1 = G_1 \text{ or } P_1 G_0 \text{ or } P_1 P_0 C_0 \\ C_3 &= G_2 \text{ or } P_2 C_2 = G_2 \text{ or } P_2 G_1 \text{ or } P_2 P_1 G_0 \text{ or } P_2 P_1 P_0 C_0 \\ C_4 &= G_3 \text{ or } P_3 C_3 = G_3 \text{ or } P_3 G_2 \text{ or } P_3 P_2 G_1 \text{ or } P_3 P_2 P_1 G_0 \text{ or } P_3 P_2 P_1 P_0 C_0 \end{aligned}$$

10

© E. Bezerra— Adapted by D. Lettin



© J. Guentzel — Adapted by D. Lettin



© E. Bezerra— Adapted by D. Lettin

**Implementação de Somadores**

**CSA**

**Somador paralelo “CARRY SELECT”**

- Duplica o hardware do somador (FA) para cada bit para os dois valores possíveis de *carry*

- O *Cout* do estágio anterior (*Cin* na figura acima) é utilizado para selecionar nos multiplexadores a soma correta ( $S_3 \dots S_0$ ) e o *Cout* a ser enviado para o próximo estágio

© E. Bezerra – Adapted by D. Lettmn

13

**Adder Tradeoffs**

- Designer picks the adder that satisfies particular delay and size requirements
  - May use different adder types in different parts of same design
    - Faster adders on critical path, smaller adders on non-critical path

© E. Vahid – Adapted by D. Lettmn

1

**Plano de Aula**

**Universidade Federal de Santa Catarina**

- Somadores
- Flip-flops
  - Visão geral
  - NAND, NOR
  - FF-D, FF-T, FF-JK

15

**Lógica Seqüencial**

**Universidade Federal de Santa Catarina**

- Combinacional x Seqüencial

© E. Batista – Adapted by D. Lettmn

16

**Lógica Seqüencial**

**Universidade Federal de Santa Catarina**

- Combinacional x Seqüencial

© E. Batista – Adapted by D. Lettmn

17

**Lógica Seqüencial**

**Universidade Federal de Santa Catarina**

- Combinacional x Seqüencial

© E. Batista – Adapted by D. Lettmn

18

**Example Needing Bit Storage**

Universidade Federal de Santa Catarina

- Flight attendant call button
  - Press call: light turns on
    - Stays on** after button released
  - Press cancel: light turns off
  - Logic gate circuit to implement this?

Doesn't work. Q=1 when Call=1, but doesn't stay 1 when Call returns to 0  
Need some form of "feedback" in the circuit

3.2

© F. Vahid – Adapted by D. Lettmann

19

**First attempt at Bit Storage**

Universidade Federal de Santa Catarina

- We need some sort of feedback
  - Does circuit on the right do what we want?
    - No: Once Q becomes 1 (when S=1), Q stays 1 forever – no value of S can bring Q back to 0

© F. Vahid – Adapted by D. Lettmann

20

**Bit Storage Using an SR Latch**

Universidade Federal de Santa Catarina

- Does the circuit to the right, with cross-coupled NOR gates, do what we want?
  - Yes! How did someone come up with that circuit?  
Maybe just trial and error, a bit of insight...

© F. Vahid – Adapted by D. Lettmann

21

**Example Using SR Latch for Bit Storage**

Universidade Federal de Santa Catarina

- SR latch can serve as bit storage in previous example of flight-attendant call button
  - Call=1 : sets Q to 1
    - Q stays 1 even after Call=0
  - Cancel=1 : resets Q to 0
- But, there's a problem...

© F. Vahid – Adapted by D. Lettmann

22

**Problem with SR Latch**

Universidade Federal de Santa Catarina

- Problem
  - If S=1 and R=1 simultaneously, we don't know what value Q will take

Q may oscillate. Then, because one path will be slightly longer than the other, Q will eventually settle to 1 or 0 – but we don't know which.

© F. Vahid – Adapted by D. Lettmann

23

**Problem with SR Latch**

Universidade Federal de Santa Catarina

- Problem not just one of a user pressing two buttons at same time
  - Can also occur even if SR inputs come from a circuit that supposedly never sets S=1 and R=1 at same time
    - But does, due to different delays of different paths

The longer path from X to R than to S causes SR=11 for short time – could be long enough to cause oscillation

© F. Vahid – Adapted by D. Lettmann

24

**Solution: Level-Sensitive SR Latch**

Universidade Federal de Santa Catarina

- Add enable input "C" as shown
  - Only let S and R change when C=0
    - Ensure circuit in front of SR never sets SR=11, except briefly due to path delays
  - Change C to 1 only after sufficient time for S and R to be stable
  - When C becomes 1, the stable S and R value passes through the two AND gates to the SR latch's S1 R1 inputs.

...S1R1 never = 11

© F. Vahid – Adapted by D. Lettmann

**Clock Signals for a Latch**

Universidade Federal de Santa Catarina

- How do we know when it's safe to set C=1?
  - Most common solution – make C pulse up/down
    - C=0: Safe to change X, Y
    - C=1: Must not change X, Y
    - We'll see how to ensure that later
  - Clock signal** – Pulsing signal used to enable latches
    - Because it ticks like a clock
  - Sequential circuit whose storage components all use clock signals: **synchronous** circuit
    - Most common type
    - Asynchronous circuits – important topic, but left for advanced course

© F. Vahid – Adapted by D. Lettmann

**Clocks**

Universidade Federal de Santa Catarina

- Clock period:** time interval between pulses
  - Above signal: period = 20 ns
- Clock cycle:** one such time interval
  - Above signal shows 3.5 clock cycles
- Clock frequency:** 1/period
  - Above signal: frequency = 1 / 20 ns = 50 MHz
    - 1 Hz = 1/s

Freq	Period
100 GHz	0.01 ns
10 GHz	0.1 ns
1 GHz	1 ns
100 MHz	10 ns
10 MHz	100 ns

27

© F. Vahid – Adapted by D. Lettmann

**Level-Sensitive D Latch**

Universidade Federal de Santa Catarina

- SR latch requires careful design to ensure SR=11 never occurs
- D latch relieves designer of that burden
  - Inserted inverter ensures R always opposite of S

© F. Vahid – Adapted by D. Lettmann

28

**Problem with Level-Sensitive D Latch**

Universidade Federal de Santa Catarina

- D latch still has problem (as does SR latch)
  - When C=1, through how many latches will a signal travel?
  - Depends on for how long C=1
    - Clk\_A – signal may travel through multiple latches
    - Clk\_B – signal may travel through fewer latches
  - Hard to pick C that is just the right length
    - Can we design bit storage that only stores a value on the rising edge of a clock signal?

29

© F. Vahid – Adapted by D. Lettmann

**D Flip-Flop**

Universidade Federal de Santa Catarina

- Flip-flop:** Bit storage that stores on clock edge, not level
- One design -- master-servant
  - Two latches, output of first goes to input of second, master latch has inverted clock signal
    - So master loaded when C=0, then servant when C=1
  - When C changes from 0 to 1, master disabled, servant loaded with value that was at D just before C changed – i.e., value at D during rising edge of C

Note: Hundreds of different flip-flop designs exist!

30

© F. Vahid – Adapted by D. Lettmann

**D Flip-Flop**

The triangle means clock input, edge triggered

Symbol for rising-edge triggered D flip-flop

rising edges  
clk

Symbol for falling-edge triggered D flip-flop

falling edges  
clk

Internal design: Just invert servant clock rather than master

© F. Vahid – Adapted by D. Lettmann

31

**D Flip-Flop**

- Solves problem of not knowing through how many latches a signal travels when C=1
  - In figure below, signal travels through exactly one flip-flop, for Clk\_A or Clk\_B
  - Why? Because on rising edge of Clk, all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1.

Two latches inside each flip-flop

Y → D1 → Q1 → D2 → Q2 → D3 → Q3 → D4 → Q4

Clk → Clk\_A → Clk\_B → Clk\_A → Clk\_B

© F. Vahid – Adapted by D. Lettmann

32

**D Latch vs. D Flip-Flop**

- Latch is level-sensitive: Stores D when C=1
- Flip-flop is edge triggered: Stores D when C changes from 0 to 1
  - Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant
  - Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:

© F. Vahid – Adapted by D. Lettmann

33

**Bit Storage Summary**

Feature: S=1 sets Q to 1, R=1 resets Q to 0. Problem: SR=11 yields undefined Q.	Feature: S and R only have effect when C=1. We can have a race inside circuit so SR=11 never happens when C=1. Problem: avoiding SR=11 can be a burden.	Feature: D is stable before and after C=1, and can be 11 for one to two glitch even if C changes while D changes. Problem: C=1 too long propagates new values through too many latches too short may not enable a store.	Feature: SR can't be 11 if D is present at rising clock edge, so value can propagate to other flip-flops during same clock cycle. Tradeoff: uses more gates internally than D latch, and requires more external gates than SR – but gate count is less of an issue today.

- We considered increasingly better bit storage until we arrived at the robust D flip-flop bit storage

© F. Vahid – Adapted by D. Lettmann

**Plano de Aula**

- Somadores
- Flip-flops
  - Visão geral
  - **NAND, NOR**
  - FF-D, FF-T, FF-JK

35

**Lógica Seqüencial**  
Latches e Flip-flops

- Circuitos seqüenciais elementares
- Têm capacidade de armazenar informação
- Unidade elementar de memória => 1 bit
- Latch** – assíncrono
- Flip-flop** – versão síncrona do latch

© E. Batista – Adapted by D. Lettmann

36

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

37

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

38

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

39

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

40

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

41

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:**

42

© E. Batista – Adapted by D. Lettmann

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:

**B) Tabela de Função:**

S(t)	R(t)	Q(t+1)
0	0	Proibido
0	1	1 (Set)
1	0	0 (Reset)
1	1	

© E. Batista – Adapted by D. Lettmann

43

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:

**B) Tabela de Função:**

S(t)	R(t)	Q(t+1)
0	0	Proibido
0	1	1 (Set)
1	0	0 (Reset)
1	1	Q(t)

© E. Batista – Adapted by D. Lettmann

44

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:

**C) Tabela de Excitação:**

Q(t) $\rightarrow$ Q(t+1)	S(t)	R(t)
0	0	
0	1	
1	0	
1	1	

© E. Batista – Adapted by D. Lettmann

45

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NAND:

**C) Tabela de Excitação:**

Q(t) $\rightarrow$ Q(t+1)	S(t)	R(t)
0	0	1
0	1	0
1	0	1
1	1	X

© E. Batista – Adapted by D. Lettmann

46

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NOR:

© E. Batista – Adapted by D. Lettmann

47

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NOR:

**C) Tabela de Função:**

S(t)	R(t)	Q(t+1)
0	0	
0	1	
1	0	
1	1	

© E. Batista – Adapted by D. Lettmann

48

**Lógica Seqüencial**  
Latch RS (Reset-Set)

Universidade Federal de Santa Catarina

- Latch com portas NOR:**

S(t)	R(t)	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Proibido

© E. Batista – Adapted by D. Lettmin

**Latches SR em VHDL**

Universidade Federal de Santa Catarina

```
library ieee;
use ieee.std_logic_1164.all;
entity SR is
port (S, R : in std_logic;
      Q : out std_logic_vector(1 downto 0));
end SR;
architecture behav of SR is
signal A, B: std_logic;
begin
  A <= not (B or R);
  B <= not (A or S);
  Q(1) <= A;
  Q(0) <= B;
end behavior;
```

© Joni – Adapted by D. Lettmin

**Flip-Flops em VHDL**

Universidade Federal de Santa Catarina

**sensitivity list**

```
process (A, B, C, D)
begin
  A <= '1';
  B <= '1';
  B <= D;
  A <= not B;
  C <= A and '1';
  D <= C;
end process;
```

**Process**

- Os valores atribuídos aos sinais só são válidos após a execução do último comando(após "sair" do processo).
- Se existem várias atribuições a um mesmo sinal APENAS a última atribuição é válida na saída  
⇒ ex. sinal A no corpo do processo.

© Joni – Adapted by D. Lettmin

**Latch D em VHDL**

Universidade Federal de Santa Catarina

```
library ieee;
use ieee.std_logic_1164.all;
entity D_latch is
port (
  C: in std_logic;
  D: in std_logic;
  Q: out std_logic_vector(0 downto 1));
end D_latch;
architecture behav of D_latch is
begin
  process(C, D)
  begin
    if (C = '1') then
      Q(1) <= D;
      Q(0) <= not(D);
    end if;
  end process;
end behav;
```

D	C	Q <sup>n+1</sup>
0	1	0
1	1	1
X	0	Q <sup>n</sup>
X	0	Q <sup>n</sup>

© Joni – Adapted by D. Lettmin

**Lógica Seqüencial**  
Clock e Preset/Clear

Universidade Federal de Santa Catarina

- Preset/Clear:**

© E. Batista – Adapted by D. Lettmin

**Lógica Seqüencial**  
Clock e Preset/Clear

Universidade Federal de Santa Catarina

- Preset/Clear:**

© E. Batista – Adapted by D. Lettmin

**Lógica Seqüencial**  
Clock e Preset/Clear

Universidade Federal de Santa Catarina

- Preset/Clear:**

PRESET	CLEAR	$Q(t+1)$
0	0	Proibido
0	1	1
1	0	0
1	1	$Q(t)$

© E. Batista – Adapted by D. Lettmann

55

**Plano de Aula**

Universidade Federal de Santa Catarina

- Somadores
- Flip-flops
  - Visão geral
  - NAND, NOR
  - FF-D, FF-T, FF-JK

© F. Vahid – Adapted by D. Lettmann

56

**Lógica Seqüencial**  
Flip-Flop D (Data/Delay)

Universidade Federal de Santa Catarina

D(t)	$Q(t+1)$
0	0
1	1

CLK	D(t)	$Q(t+1)$
0	X	$Q(t)$
↑	$D(t)$	$D(t)$
1	X	$Q(t)$

© E. Batista – Adapted by D. Lettmann

57

**D Flip-Flop: Mestre-Escravo**

Universidade Federal de Santa Catarina

- Flip-flop:** Bit storage that stores on clock edge, not level
- One design -- master-servant
  - Two latches, output of first goes to input of second, master latch has inverted clock signal
  - So master loaded when C=0, then servant when C=1
  - When C changes from 0 to 1, master disabled, servant loaded with value that was at D just before C changed -- i.e., value at D during rising edge of C

© F. Vahid – Adapted by D. Lettmann

58

**D Flip-Flop: Edge Triggered Flip-Flop**

Universidade Federal de Santa Catarina

**O Flip-flop D disparado pela borda ascendente**  
(ou Flip-flop D sensível à borda ascendente)

**símbolo**

**circuito com portas nand**

**tabela de transição de estados**

C	D	$Q_{n+1}$
↑	X	$Q_n$
↑	0	0
↑	1	1

© J. Guentzel – Adapted by D. Lettmann







59

**D Flip-Flop: Edge Triggered Flip-Flop**

Universidade Federal de Santa Catarina

Fonte: <http://falstad.com/circuit/e-edgedff.html>

60



**Lógica Seqüencial**  
Flip-Flop T (Toggle – Comutação)

**Tabela de Excitação:**

$Q(t) \rightarrow Q(t+1)$	$T(t)$
0	0
0	1
1	0
1	1

© E. Batista – Adapted by D. Lettnin

67

**Lógica Seqüencial**  
Flip-Flop T (Toggle – Comutação)

**Tabela de Excitação:**

$Q(t) \rightarrow Q(t+1)$	$T(t)$	
0	0	0
0	1	1
1	0	1
1	1	0

© E. Batista – Adapted by D. Lettnin

68

**Lógica Seqüencial**  
Flip-Flop JK

**Tabela de Excitação:**

$J(t)$	$K(t)$	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

© E. Batista – Adapted by D. Lettnin

69

**Lógica Seqüencial**  
Flip-Flop JK

**Tabela de Excitação:**

$J(t)$	$K(t)$	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

**Tabela de Excitação:**

$Q(t) \rightarrow Q(t+1)$	$J(t)$	$K(t)$
0	0	
0	1	
1	0	
1	1	

© E. Batista – Adapted by D. Lettnin

70

**Lógica Seqüencial**  
Flip-Flop JK

**Tabela de Excitação:**

$Q(t) \rightarrow Q(t+1)$	$J(t)$	$K(t)$
0	0	0
0	1	1
1	0	X
1	1	X

**Tabela de Excitação:**

$Q(t) \rightarrow Q(t+1)$	$J(t)$	$K(t)$
0	0	X
0	1	X
1	0	1
1	1	0

© E. Batista – Adapted by D. Lettnin

71

**EEL7020 – Sistemas Digitais**  
**Aula 6: Circuitos sequenciais -**  
**Flip-flops**

Prof. Djones Vinicius Lettnin  
lettnin@eel.ufsc.br  
<http://lettnin.paginas.ufsc.br/>

Disclaimer: slides adapted for EEL7020 by D. Lettnin from the original slides made available by the author E. Batista, F. Vahid.