ANEXO




Figura 1 - Circuito Simulado em LTSpice

--- Operating Point ---

```
V(n001):
               0
                              voltage
V(+vcc):
               12
                              voltage
V(-vcc):
               -12
                              voltage
V(n002):
               -3.84593e-016 voltage
V(vc):
               2.19685
                              voltage
V(vb):
               -7.69185
                              voltage
V(ve):
               -8.39226
                              voltage
V(n003):
               -9.2942
                              voltage
                              voltage
V(vo):
               1.89808e-015
Ic(Q1):
               0.00449686
                              device current
Ib(Q1):
               1.28121e-005
                              device current
               -0.00450971
Ie(Q1):
                              device current
I(Cc):
               -8.7874e-019
                              device current
               -3.06709e-017 device current
I(Ce):
               -7.69185e-018 device current
I(Cb):
I(Cf):
               2.31136e-019
                              device current
I(R1):
               8.7874e-019
                              device current
I(Re2):
               0.00450967
                              device current
                              device current
I(Re1):
               0.00450967
I(R2):
               0.00199451
                              device current
                              device current
I(R1):
               0.00200732
I(Rc):
               0.00449686
                              device current
               -7.69185e-018 device current
I (Rg):
                              device current
I (-vcc):
               0.00650418
               -0.00650418
                              device current
I (+vcc):
               -7.69185e-018 device current
I(V1):
```

Figura 2 - Ponto Quiescente Simulado




Figura 3 - Impedância de Entrada Simulada




Figura 4 - Sinais obtidos a partir da técnica para medir impedância de entrada experimental




Figura 5 - Impedância de Saída simulada




Figura 6 - Resposta em Frequência simulada

Diagrama de Bode de Magnitude




Figura 7 - Diagrama de Bode de Magnitude Experimental

Diagrama de Bode de Fase




Figura 8 - Diagrama de Bode de Fase Experimental




Figura 9 - FFT Simulada

Direct Newton iteration for .op point succeeded. N-Period=1 Fourier components of V(vo)

DC component:2.70421e-005

Harmonic	Frequency	Fourier	Normalized	Phase	Normalized
Number	[Hz]	Component	Component	[degree]	Phase [deg]
1	1.000e+04	4.805e+00	1.000e+00	170.75°	0.00°
2	2.000e+04	5.107e-01	1.063e-01	121.28°	-49.47°
3	3.000e+04	2.213e-01	4.606e-02	156.79°	-13.96°
4	4.000e+04	9.373e-02	1.951e-02	171.69°	0.93°
5	5.000e+04	4.490e-02	9.345e-03	177.20°	6.45°
6	6.000e+04	2.271e-02	4.727e-03	-178.02°	-348.77°
7	7.000e+04	1.135e-02	2.363e-03	-173.99°	-344.74°
8	8.000e+04	5.689e-03	1.184e-03	-171.32°	-342.07°
9	9.000e+04	2.798e-03	5.823e-04	-169.03°	-339.79°

Total Harmonic Distortion: 11.796152%(11.796212%)

Figura 10 - THD Simulada