Product Version 16.6 October 2012

© 1996–2012 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida. Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

OrCAD Capture, OrCAD Capture CIS, PSpice, OrCAD Layout, and OrCAD PCB Editor contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. vtkQt, © 2000-2005, Matthias Koenig. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

<u>1</u>	
Introduction to the tutorial.	. 7
Objective of the tutorial	. 7
<u>Audience</u>	
Using the tutorial	
Installing design example	. 8
Terminology	. 9
What's next	. 9
Recommended reading	. 9
<u>2</u>	
Creating a schematic design	11
Objective	11
Design example	11
Creating a design in Capture	12
Guidelines	12
Creating a project	12
Creating a flat design	15
Creating a hierarchical design	21
Navigating through a hierarchical design	36
Processing a design	36
Adding part references	36
Creating a cross reference report	38
Generating a bill of materials	40
Getting your design ready for simulation	41
Adding Layout-specific properties	43
Design rules check	44
<u>Summary</u>	46
What's next	46
Recommended reading	46

<u>3</u>
<u>Objective</u>
Simulation using PSpice
Files generated by PSpice
Analysis types
Overview of the full adder design54
Simulating the full adder design
Editing a simulation profile
Running PSpice
Viewing Output Waveforms57
Performing parametric analysis64
Adding a variable circuit parameter
Adding a Plot Window Template marker
Setting up parametric analysis67
Running the simulation
Exporting output waveforms
<u> </u>
What's next
Recommended reading
<u>4</u>
Board design using OrCAD PCB Editor
<u>Overview</u>
Objective74
Preparations in Capture
Running DRC75
Creating PCB Editor netlist
Creating a board80
Creating a board outline80
Adding mounting holes83
Placing components85
Routing
Manual routing

Introduction to the tutorial

This chapter consists of the following sections:

- Objective of the tutorial
- Using the tutorial
- What's next
- Recommended reading

Objective of the tutorial

To enable users to evaluate the power of the OrCAD PCB tools used in the Windows-based PCB design process. You can use this tutorial to perform all the steps in the PCB design process. The tutorial focuses on the sequence of steps to be performed in the PCB design cycle for an electronic design, starting with capturing the electronic circuit, simulating the design with PSpice, through the PCB layout stages, and finishing with the processing of the manufacturing output and maintaining the design through ECO cycles.

Tasks covered in this tutorial may not cover all the features of a tool. In this tutorial, the emphasis is on the steps that you will need to perform in each OrCAD tool so that your design works smoothly through the flow.

The tutorial design example used in this tutorial works within the limits of the lite version of tools available in the Cadence installation CD.

Audience

This tutorial is useful for designers who want to use OrCAD tools for the complete PCB design flow or for analog simulation flow.

Introduction to the tutorial

You can also benefit from the tutorial if you are a first-time user of OrCAD Capture, PSpice, OrCAD PCB Editor, or OrCAD PCB Router.

Using the tutorial

To run through the complete tutorial, you need the design example and following tools:

- OrCAD Capture
- PSpice A/D
- OrCAD PCB Editor
- OrCAD PCB Router

All these tools are available in the Unison Ultra suite except OrCAD PCB Editor, which is available in the OrCAD PCB Designer suite.


Note: This tutorial does not cover the tasks included in Capture CIS.

Installing design example

Unzip the *flowtut.zip* file provided with this tutorial.

The design files are available at <install_dir>/doc/flowtut/tutorial_example.

When you expand the design, the following directory structure will be created.



The *partial* directory contains files generated at the end of Chapter 2, "Creating a schematic design." Use the files in this

Introduction to the tutorial

directory only if you want to skip the design creation steps covered in Chapter 2 and directly move on to Chapter 3 or Chapter 4.

The *complete* directory contains all the files generated through all the chapters in this tutorial. You can use the files in the *complete* directory to verify your results.

Terminology

OrCAD Capture OrCAD's schematic design

tool

Capture (initial

CAPS)

The terms OrCAD Capture

and Capture have been used interchangeably in

the tutorial.

PSpice OrCAD's simulation tool,

used for simulating both Analog and digital circuits.

OrCAD PCB Editor OrCAD tool used for PCB

routing and floor-planning.

PCB Editor The terms OrCAD PCB

Editor and PCB Editor

have been used

interchangeably in the

tutorial.

What's next

In the next chapter, *Creating a schematic*, you will use OrCAD Capture for creating a schematic design. You will learn to perform basic design tasks such as adding components from a library, adding wires, and getting your design ready for simulation.

Recommended reading

For information about individual tools, see the respective User Guide.

Introduction to the tutorial

This chapter consists of the following sections:

- Objective
- Design example
- Creating a design in Capture
- Processing a design
- Summary
- What's next
- Recommended reading

Objective

To create a schematic design in OrCAD Capture. In this chapter, you will be introduced to basic design steps, such as placing a part, connecting parts using wires, adding ports, generating parts, and so on.

The steps for preparing your design for simulation using PSpice and for taking your design for placement and routing to the PCB board layout tool are also covered in this chapter.

Design example

In this chapter, you will create a full adder design in OrCAD Capture. The full adder design covered in this tutorial is a complex hierarchical design that has two hierarchical blocks referring to the same half adder design.

Creating a schematic design

Duration:

40 minutes

Creating a design in Capture

Guidelines

When creating a new circuit design in OrCAD Capture, it is recommended that you follow the guidelines listed below.

- Avoid spaces in pathnames and filenames. This is necessary to get your design into downstream products, such as OrCAD PCB Editor or OrCAD PCB Router.
- **2.** Avoid using special characters for naming nets, nodes, projects, or libraries.

While naming nets, use of the following illegal characters might cause the netlister to fail:

- leading and trailing white spaces
- ! (exclamation mark)
- □ '(single-quote)

Creating a project

To create a new project, we will use Capture's Project Wizard. The Project Wizard provides you with the framework for creating any kind of project.

- 1. Launch Capture.
- **2.** From the File menu, choose *New Project*.
- **3.** In the New Project dialog box, specify the project name as FullAdd.
- **4.** To specify the project type, select *Analog or Mixed A/D*.

Note: An Analog or Mixed A/D project can easily be simulated using PSpice. It also ensures that your design flows smoothly

Creating a schematic design

into the PCB layout tool for your board design.

5. Specify the location where you want the project files to be created and click *OK*.

The Create PSpice Project dialog box appears.

6. In the Create PSpice Project dialog box, select *Create a blank project*.

Note: When you create a blank project, the project can be simulated in PSpice, but libraries are not configured by default. When you base your project on an existing project, the new project has same configured libraries.

7. Click *OK* to create the FullAdd project with the above specifications.



In case you already have a schematic design file (.dsn) that you want to simulate using PSpice, you need to create an Analog or Mixed A/D project using the *File - New - Project* command and then add your design to it.

The FullAdd project is created. In the Project Manager window, a design file, fulladd.dsn, is created. Below the design file, a schematic folder with the name SCHEMATIC1 is created. This folder has a schematic page named PAGE1.

Renaming the schematic folder and the schematic page

You will now modify the design to change the name of both the schematic folder and the schematic page, to HALFADD.

1. In the Project Manager window, right-click on SCHEMATIC1.


Note: You might need to expand fulladd.dsn to see SCHEMATIC1.

- **2.** From the pop-up menu, select *Rename*.
- **3.** In the Rename Schematic dialog box, specify the name as HALFADD.

Creating a schematic design

- **4.** Similarly, right-click on PAGE1 and from the pop-up menu select *Rename*.
- **5.** In the Rename Page dialog box, specify the page name as HALFADD and click OK.

After renaming of the schematic folder and the schematic page, the directory structure in the Project Manager window should be to similar to the figure below.



Using a design template

Before you start with the design creation process in OrCAD Capture, you can specify the default characteristics of your project using the design template. A design template can be used to specify default fonts, page size, title block, grid references and so on. To set up a design template in OrCAD Capture, use the Design Template dialog box.

→ To open the Design Template dialog box, from the Options drop-down menu choose Design Template.

To know more about setting up the design template, see *OrCAD Capture User's Guide*.

Creating a flat design

In this section, we will create a simple flat half adder design with X and Y as inputs and SUM and CARRY as outputs.




Figure 2-1 Half adder design

Adding parts

To add parts to your design:

- 1. Choose Place Part.
- 2. In the Place Part dialog box, first select the library from which the part is to be added and then instantiate the part on the schematic page.



While working with the Lite version of Capture, you will add parts from EVAL.OLB. To add EVAL.OLB to the project, select the Add Library button.

Creating a schematic design

The gates shown in <u>Figure 2-1</u> on page 15 are available in the 7400.0LB.



Expand and use the *Search for Part* section in the Place Part dialog box, to search the library to which the required part belongs.

To add 7400.OLB to the project, click the *Add Library* button ().



3. Browse to

<install_dir>/tools/capture/library/pspice/7400.olb.

Select 7400.0LB and click Open. Alternatively, you can double-click 7400.0LB.


The 7400 library appears in the *Libraries* list box.

4. Browse to

<install_dir>/tools/capture/library/pspice/eval.olb.

Select EVAL.OLB and click Open.

Creating a schematic design




The 7400 and EVAL libraries appear in the *Libraries* list.

- **5.** Select *7400* in the Libraries list.
- 6. Select 7408 (AND gate) from Part List.


Note the PSpice symbol () and the layout symbol () that appear below the Packaging box. This denotes that the selected part can be simulated using PSpice and is enabled for the PCB Editor flow.

- 7. Click the Place Part button (b) or click Enter.
 - The part symbol is attached to the pointer.
- 8. Click on the schematic page to place the part.

9. Place three instances of the AND gate, 7408, on the schematic page as shown in the figure below.




- 10. Right-click and select End Mode.
- 11. Similarly, place an OR gate (7432) and two NOT gates (7404) as shown in the figure below.



Connecting parts

After placing the required parts on the schematic page, you need to connect the parts.

- 1. From the Place menu, choose Wire.
 - The pointer changes to a crosshair.
- 2. Draw the wire from the output of the AND gate, U2A, to the one of the inputs of the OR gate, U1B. To start drawing the wire, click the connection point of the output pin, pin3, on the AND gate.
- 3. Drag the cursor to input pin, pin4, of the OR gate (7432) and click on the pin to end the wire.
 - Clicking on any valid connection point ends a wire.
- 4. Similarly, add wires to the design until all parts are connected as shown in the figure below.



5. To stop wiring, right-click and select *End Wire*. The pointer changes to the default arrow.

Adding ports

To add input and output ports to the design, complete the following sequence of steps:


1. From the *Place* menu in Capture, select *Hierarchical Port*.

The Place Hierarchical Port dialog box appears.

Note: Alternatively, you can select the Place port button from the Tool Palette.



- 2. From the Libraries list box, select CAPSYM.
- 3. First add input ports. From the Symbols list, select PORTRIGHT-R and click OK.
- 4. Place two instances of the port as shown in the figure below



- 5. Right-click and select End Mode.
- 6. To rename the ports to indicate input signals X and Y, double-click the port name.

Note: Avoid double-click on the port symbol, as it displays

OrCAD Flow Tutorial Creating a schematic design

Property Editor instead of Display Properties dialog box.


7. In the Display Properties dialog box, change the value of the Name property to X and click OK.

Note: You can also use the Property Editor to edit the property values of a component. To know the details, see OrCAD Capture User's Guide.

8. Similarly, change the name of the second port to Y.

Note: You cannot use the Place Part dialog box for placing ports, because ports in CAPSYM.OLB are only symbols and not parts. Only parts are listed in the Place Part dialog box.

9. Add two output ports as shown in the figure below. To do this, select PORTLEFT-L from the CAPSYM library.



- 10. Rename the ports to SUM (connected to the OR gate) and CARRY (connected to the AND gate), respectively.
- **11.** Save the design.

The half adder design is ready. The next step is to create a full adder design that will use the half adder design.

Creating a hierarchical design

In Capture, you can create hierarchical designs using one of the following methods:

- Bottom-up method
- Top-down method

Creating a schematic design

Another method of creating a hierarchical design is to create parts or symbols for the designs at the lowest level, and save the symbols in a user-defined library. You can later add the user-defined library in your projects and use these symbols in the schematic. For example, you can create a part for the half adder design and then instead of hierarchical blocks, use this part in the schematic. To know more about this approach, see <u>Generating parts for a schematic</u>.

In this section, we will create the full adder hierarchical design. The half adder design created in the <u>Creating a flat design</u> section will be used as the lowest level design.

Bottom-up method

When you create a hierarchical design using the bottom-up methodology, you need to follow these steps.

- Create the lowest-level design.
- Create higher-level designs that instantiate the lower-level designs in the form of hierarchical blocks.

In this section, we will create a full adder design using bottom-up methodology. The steps involved are:

- **1.** Creating a project in Capture. To view the steps, see <u>Creating a project</u> on page 12.
- 2. Creating the lowest-level design. In the full adder design example, the lowest-level design is the half adder design. To go through the steps for creating the half adder design, see <u>Creating a flat design</u>.
- 3. Creating the higher-level design. Create a schematic for the full adder design that uses the half adder design created in the previous step. To go through the steps, see <u>Creating the full</u> <u>adder design</u>.

Creating the full adder design

- **1.** In the Project Manager window, right-click on fulladd.dsn and select *New Schematic*.
- 2. In the New Schematic dialog box, specify the name of the new schematic folder as FULLADD and click OK.

Creating a schematic design

In the Project Manager window, the FULLADD folder appears below fulladd.dsn.

- 3. Save the design.
- **4.** To make the full adder circuit as the root design (high-level design), right-click on FULLADD and from the pop-up menu select *Make Root*.

The FULLADD folder moves up and a forward slash appears in the folder.

- 5. Right-click on FULLADD and select New Page.
- **6.** In the New Page in schematic: FULLADD dialog box, specify the page name as *FULLADD* and click OK.

A new page, FULLADD, gets added below the schematic folder FULLADD.

- 7. Double-click the FULLADD page to open it for editing.
- 8. From the *Place* menu, choose *Hierarchical Block*.
- **9.** In the Place Hierarchical Block dialog box, specify the reference as HALFADD_A1.
- 10. Specify the Implementation Type as Schematic View.
- 11. Specify the Implementation name as HALFADD and click OK.


The cursor changes to a crosshair.

Note: For more information on Primitive option as well as on Path and Filename options in the Hierarchical Block dialog box, see *OrCad Capture User Guide*.

12. Draw a rectangle on the schematic page.

Creating a schematic design

A hierarchical block with input and output ports is drawn on the page.



13. If required, resize the block. Also, reposition the input and output ports on the block.

Note: To verify if the hierarchical block is correct, right-click on the block and select *Descend Hierarchy*. The half adder design you created earlier should appear.


- **14.** Place another instance of the hierarchical block on the schematic page.
 - a. Select the hierarchical block.
 - **b.** From the *Edit* menu, choose *Copy*.
 - **c.** From the *Edit* menu, choose *Paste*.
 - **d.** Place the instance of the block at the desired location.

Note: Alternatively, you can use the <CTRL>+<C> and <CTRL>+<V> keys to copy-paste the block.

15. By default, the reference designator for the second hierarchical block is HALFADD_A2. Double-click on the reference designator, and change the reference value to HALFADD_B1.

OrCAD Flow Tutorial Creating a schematic design

- **16.** Using the Place Part dialog box, add an OR gate (7432) to the schematic. (See Figure 2-2 on page 26.)
- 17. To connect the blocks, add wires to the circuit. From the *Place* menu, choose Wire.
- **18.** Draw wires from all four ports on each of the hierarchical blocks.
- 19. Add wires until all the connections are made as shown in the figure below.



20. Add stimulus to the design. In the Place Part dialog box, use the Add Library button to add SOURCSTM.OLB to the design.

This library is located at <install_dir>/tools/capture/library/pspice.

21. From the Part List, select DigStim1 and click *Place Part*.

The symbol gets attached to the cursor.

- 22. Place the symbol at three input ports: port X of the HALFADD_A1, port X and Y of HALFADD_B1.
- **23.** Right-click on the schematic and select *End Mode*.
- **24.** Specify the value of the Implementation property as Carry, X, and Y, respectively. See Figure 2-2 on page 26.

OrCAD Flow Tutorial Creating a schematic design

- 25. Select the Place Port button, to add an output port, CARRY_OUT, to the output of the OR gate. (See Figure 2-2 on page 26.)
- **26.** From the list of libraries, select CAPSYM.
- **27.** From the list of symbols, select PORTLEFT-L and click OK.
- **28.** Place the output port as shown in the <u>Figure 2-2</u> on page 26.
- 29. Double-click the port name and change the port to CARRY_OUT.
- **30.** Save the design.




Figure 2-2 The full adder circuit

We have only added digital components to the design so far. We will now add a bipolar junction transistor to the SUM port of the HALFADD A1 block.

- 1. Select the Place Part tool button.
- 2. In the Place Part dialog box, select the Add Library button.
- 3. Select ANALOG. OLB and BIPOLAR. OLB and click Open.

Creating a schematic design

- **4.** From the part list, add resistor R. Place this resistor on the schematic and connected one end of the resistor to the SUM port of HALFADD_A1. See <u>Figure 2-3</u> on page 28.
- **5.** From BIPOLAR.OLB, select Q2N2222 and place it on the schematic. See Figure 2-3 on page 28.

Note: Use EVAL.OLB instead of BIPOLAR.OLB in the lite mode.

6. Complete the circuit by adding a collector resistance, Collector Voltage, and ground. See <u>Figure 2-3</u> on page 28.

Adding Collector Voltage

- **a.** To add the voltage, add the SOURCE.OLB library to the project.
- **b.** From the Part List select VDC and click Place Part.
- **c.** Place the voltage source on the schematic. See <u>Figure 2-3</u> on page 28.
- **d.** By default, the source is of 0 volts. Using the Property Editor, change it to a voltage source of 5V. To do this, double-click the voltage source.
- **e.** In the Property Editor window, change the value of the DC parameter to 5.
- **f.** Save and close the Property Editor window.

Adding Ground

- a. To add ground, select the Place ground 븇 button.
- **b.** From the part list, select 0 and click OK.
- **c.** Place the ground symbol on the schematic. See <u>Figure 2-3</u> on page 28.
- 7. Add a connector CON2 to the circuit. To do this, add a Capture library, CONNECTOR.OLB to the project.

CONNECTOR.OLB is located at <install_dir>/tools/capture/library.




Figure 2-3 Full adder circuit with output through a transistor

You have successfully created the full adder hierarchical design using the bottom-up methodology. As the components used in this design are from the PSpice library, you can simulate this design using PSpice.

Top-down method

When you create a hierarchical design using the top-down methodology, use the following sequence of steps:

- Create the top-level design using functional blocks, the inputs and outputs of which are known.
- Create a schematic design for the functional block used in the top-level design.

This section provides an overview of the steps to be followed for creating a full adder using top-down methodology.

Creating a schematic design

- Create a FullAdd project.
 To view the steps, see <u>Creating a project</u> on page 12.
- 2. Create the top-level design, using the following steps:
 - **a.** From the *Place* menu, choose *Hierarchical Block*.

Note: Alternatively, you can select the Place hierarchical block button from the Tool Palette.


b. In the Place Hierarchical Block dialog box, specify the reference as HALFADD_A1, Implementation Type as Schematic View, Implementation name as HALFADD, and click OK.

See step 9 to step 11 in the Bottom-up method section.


c. Draw the hierarchical block as required.

Note that unlike the hierarchical block drawn in the bottom-up methodology, the hierarchical block in the top-down methodology does not have port information attached to it.

- **d.** Select the hierarchical block and then from the *Place* menu, choose *Hierarchical Pins*.
- e. In the Place Hierarchical Pin dialog box, specify the pin name as X, Type as Input, and Width as Scalar and click OK.
- **f.** Place the pin as shown in the figure below.




g. Similarly, add another input pin Y and two output pins, SUM and CARRY, as shown in the figure below.



h. Place another hierarchical block with the Implementation Type as HALFADD. The easiest way to do this is to copy the existing hierarchical block and paste it on the schematic page.

By default, the reference value of the second hierarchical block is HALFADD_A2. Change this value to HALFADD_B1.




Creating a schematic design

- i. Complete the full adder circuit by adding ports, wires, and stimuli. See <u>The full adder circuit</u> on page 26.
- i. Save the design.
- **3.** Draw the lowest-level design using the steps listed below. For the full adder design example, the lowest-level design is a half adder circuit.
 - **a.** To draw the half adder design, right-click on any one of the HALFADD hierarchical block.
 - **b.** From the pop-up menu, select *Descend Hierarchy*.
 - **c.** The New Page in Schematic: 'HALFADD' dialog box appears.

Specify the page name as HALFADD and click OK.


Creating a schematic design

A new schematic pages appears with two input ports, X and Y, and two output ports, SUM and CARRY.



You can now draw the half adder circuit on this schematic page using the steps covered in the <u>Creating a flat design</u> on page 15. Also see <u>Figure 2-1</u> on page 15.

In the Project Manager window, a new schematic folder HALFADD gets added below fulladd.dsn.



Generating parts for a schematic

Instead of creating a hierarchical block for the half adder design, you can generate a part for the half adder design and then reuse the part in any design as and when required.

In this section of the tutorial, we will generate a part for the half adder circuit that you created in the Creating a flat design section of this chapter.

To generate a part from a circuit, complete the following steps.

- 1. In the Project Manager window, select the HALFADD folder.
- **2.** From the *Tools* menu, choose *Generate Part*.
- 3. In the Generate Part dialog box, specify the location of the design file that contains the circuit for which the part is to be made.

For this design example, specify the location of fulladd.dsn.


- **4.** In the *Netlist/source file type* drop-down list box, specify the source type as Capture Schematic/ Design.
- 5. In the *Part Name* text box, specify the name of the part that is to be created, as HALFADD.

Creating a schematic design

- **6.** Specify the name and the location of the library that will contain this new part being created. For the current design example, specify the library name as fulladd.olb.
- **7.** If you want the source schematic to be saved along with the new part, select the *Copy schematic to library* check box. For this design, select the check box.
- **8.** Ensure that the *Create new part* option is selected.

Creating a schematic design

9. To specify the schematic folder that contains the design for which the part is to be made, select HALFADD from the Source Schematic name drop-down list box.



10. Click OK to generate the HalfAdd part.

A new library, fulladd.olb, is generated and is visible under the Outputs folder in the Project Manager window. The new library also gets added in the Place part dialog box. You can now use the Place part dialog box to add the half adder part in any design.

OrCAD Flow Tutorial Creating a schematic design

Navigating through a hierarchical design

To navigate to the lower levels of the hierarchy, right-click a hierarchical block and choose *Descend Hierarchy*.

Similarly, to move up the hierarchy, right-click and select Ascend Hierarchy.

The Ascend Hierarchy and Descend Hierarchy menu options are also available in the *View* drop-down menu.

While working with hierarchical designs, you can make changes to the hierarchical blocks as well as to the designs at the lowest level.

To keep the various hierarchical levels updated with the changes, you can use the Synchronize options available in the View drop-down menu.

Select *Synchronize Up* when you have made changes in the lowest-level design and want these changes to be reflected higher up in the hierarchy.

Select Synchronize Across when you have made changes in a hierarchical block and want the changes to be reflected across all instances of the block.

Select Synchronize Down when you have made changes in a hierarchical block and want these changes to be reflected in the lowest-level design.

Processing a design

After you have created your schematic design, you may need to process your design by adding information for tasks such as, simulation, synthesis, and board layout. This section covers some of the tasks that you can perform in OrCAD Capture while processing your design.

Adding part references

To be able to take your schematic design to your PCB board layout tool for packaging, you need to ensure that all the components in the

Creating a schematic design

design are uniquely identified with part references. In OrCAD Capture you can assign references either manually or by using the Annotate command.

In the full adder design, annotation is not required at this stage because by default, unique part references are attached to all the components. This is so because by default, Capture adds part reference to all the components placed on the schematic page. If required, you can disable this feature by following the steps listed below.

- **1.** From the *Options* menu, choose *Preferences*.
- 2. In the Preferences dialog box, select the Miscellaneous tab.
- **3.** In the Auto Reference section, clear the *Automatically reference placed parts* check box.
- 4. Click OK to save these settings.

In case the components in your design do not have unique part references attached to them, you must run the Annotate command.

To assign unique part references to the components in the FULLADD design using the Annotate command, complete the following steps:

- 1. In the Project Manager window, select the fulladd.dsn file.
- **2.** Choose *Tools Annotate*.

Note: Alternatively, you can click the Annotate U? button on the toolbar.

- 3. In the Packaging tab of the Annotate dialog box, specify whether you want the complete design or only a part of the design to be updated. Select the *Update entire design* option.
- **4.** In the Actions section, select the *Incremental reference update* option.

Note: To know about other available options, see the dialog box help.

5. The full adder design is a complex hierarchical design. So select the *Update Occurrences* option.

Note: When you select the *Update Occurrences* option, you may receive a warning message. Ignore this message because

Creating a schematic design

for all complex hierarchical designs, the occurrence mode is the preferred mode. The *Use instances* option is shown as preferred because the project type is Analog or Mixed A/D.

6. For the rest of the options, accept default values and click *OK* to save your settings.

The Undo Warning message box appears.

7. Click Yes.

A message box stating that the annotation will be done appears.

8. Click *OK*.

Your design is annotated and saved. You can view the value of updated cross reference designators on the schematic page.



If you select the Annotate command after generating the board layout netlist, you will receive an error message stating that annotating at this stage may cause the board to go out of sync with the schematic design. This may cause further backannotation problems.

Creating a cross reference report

Using Capture, you can create cross reference reports for all the parts in your design. A cross reference report contains information. such as part name, part reference, and the library from which the part was selected.

To generate a cross reference report using Capture:

1. Choose *Tools – Cross Reference*.

Alternatively, you can choose the cross reference parts button from the toolbar.



2. In the Cross Reference Parts dialog box, ensure that the *Cross* reference entire design option is selected.

Note: If you want to generate the cross reference report for a particular schematic folder, select the schematic folder before


Creating a schematic design

opening the Cross Reference Parts dialog box, and then select the cross reference selection option button.

3. In the Mode section, select the *Use Occurrences* option.

Note: Ignore the warning that is displayed when you select the Use Occurrences mode. For complex hierarchical designs, you must always use the occurrence mode.

- **4.** Specify the report that you want to be generated.
- **5.** In case you want the report to be displayed automatically, check *View Output*.
- **6.** Click OK to generate the report.



Creating a schematic design

A sample output report is shown below.

<u>F</u> ile <u>E</u> dit F <u>o</u> rmat <u>H</u> elp								
Revised: Wednesday, January 28, 2004 Revision:								
Design Name: D:\FULLADDDESIGN\FULLADD.DSN								
Cros	Cross Reference		January 28,2004 12:02:		Page1			
ltem	Part	Refere	nce S	SchematicName	Sheet	Library		
1	1K	R1	/FULLADD	1	C:\ORC	:AD\ORCAD_10.0_DEMO\TOOLS\CAPTURE\LIBR		
2	1K	R2	/FULLADD			AD\ORCAD_10.0_DEMO\TOOLS\CAPTURE\LIBR		
3	7404	U3A		_A1/HALFADD	2	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
4	7404	U3B		_A1/HALFADD	2	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
5	7404	U3C		_B1/HALFADD	2 3 3	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
6	7404	U3D		_B1/HALFADD		C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
7	7408	U2A		_A1/HALFADD	2 2 2	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
8	7408 7408	U2B		_A1/HALFADD	2	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI		
9 10	7408 7408	U2C U2D		_A1/HALFADD B1/HALFADD	3	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPTI C:\ORCAD\ORCAD 10.0 DEMO\TOOLS\CAPTI		
11	7408 7408	U4A	-	B1/HALFADD	3	C:\ORCAD\ORCAD_10.0_DEMO\TOOLS\CAPT		

Generating a bill of materials

After you have finalized your design, you can use Capture to generate a bill of materials (BOM). A bill of materials is a composite list of all the elements you need for your PCB design. Using Capture, you can generate a BOM report for electrical and as well as non-electrical parts, such as screws. A standard BOM report includes the item, quantity, part reference, and part value.

To generate a BOM report:

- 1. In the Project Manager window, select fulladd.dsn.
- **2.** From the *Tools* menu, select *Bill of Materials*.
- **3.** To generate a BOM report for the complete design, ensure that the Process entire design option button is selected.
- **4.** For a complex hierarchical designs, the preferred mode is the occurrence mode. Therefore, select the *Use Occurrences* option button.

Note: In case you receive a warning stating that it is not the

Creating a schematic design


preferred mode, ignore the warning.

5. Specify the name of the BOM report to be generated. For the current design, accept the default name, FULLADD. BOM.

Note: By default, the report is named as designname. BOM.

6. Click OK.

The BOM report is generated. A sample report is shown below:



Getting your design ready for simulation

To be able to simulate your design using PSpice, you must have the connectivity information and the simulation settings for the analysis type to be done on the circuit design.

The simulation setting information is provided by a simulation profile (* . SIM). This section covers the steps to be followed in Capture for creating a simulation profile.

Note: To know more details about getting your design ready for simulation using PSpice, see Chapter 3, Preparing a design for simulation of the PSpice User's Guide.

Creating a schematic design

Creating a simulation profile from scratch

To create a new simulation profile to be used for transient analysis, complete the following steps:

- **1.** From the PSpice menu in Capture, choose New Simulation Profile.
- 2. In the New Simulation dialog box, specify the name of the new simulation profile as TRAN.
- **3.** In the Inherit From text box, ensure that none is selected and click Create.

The Simulation Setting dialog box appears with the Analysis tab selected.

- **4.** In the Analysis type drop-down list box, Time Domain (Transient) is selected by default. Accept the default setting.
- **5.** Specify the options required for running a transient analysis. In the Run to time text box, specify the time as 100u.
- 6. Click OK to save your modifications and to close the dialog box.

You can now run transient analysis on the circuit. Note that the Simulation Setting dialog box also provides you with the options for running advanced analysis, such as Monte Carlo (Worst Case) analysis, Parametric analysis and Temperature analysis. You may choose to run these as and when required.

Note: To know details about each option in the Simulation Settings dialog box, click the Help button in the dialog box.

Creating a simulation profile from an existing profile

You can create a new simulation profile from an existing simulation profile. This section covers the steps for creating a new simulation profile, SWEEP, from an existing simulation profile, named TRAN.

- **1.** From the *PSpice* menu, choose *New Simulation Profile*.
- **2.** In the New Simulation dialog box, specify the profile name as SWEEP.
- **3.** In the Inherit From drop-down list box, select FULLADD-TRAN.

Creating a schematic design

4. Click the Create button.

The Simulation Settings dialog box appears with the general settings inherited from the existing simulation profile. You can now modify the settings as required and run PSpice to simulate your circuit.

Adding Layout-specific properties

To be able to take your design to your PCB board layout tool for placement and routing, you need to add the footprint information for each of the components in your design.

By default, some footprint information is available with all the components from the PSpice-compatible libraries located at <install_dir>/tools/capture/library/pspice. However, these footprints are not valid. You need to change these values to valid footprint values. You can add footprint information either at the schematic design stage in OrCAD Capture or during the board design stage in the PCB board layout tool. In this section, you will learn to add footprint information to the design components during the schematic design stage.

To add footprint information to the OR gate, 7432, in the FULLADD schematic page, complete the following steps.

- Right-click on the OR gate and select *Edit Properties*.
 The Property Editor window appears.
- 2. In the Filter by drop-down list box, select Cadence-Allegro.
- **3.** To change the value of the PCB Footprint property, click on the corresponding cell and type in the value as SOIC14.
- 4. Press ENTER or click Apply.
- **5.** Save the changes and close the Property Editor window.

Similarly, add PCB footprint information for all the components in the design. The component name and the corresponding footprint information to be added is listed in the table below.

For PCB Editor:

Creating a schematic design

Component	PCB Footprint
AND gate (7408)	SOIC14
OR gate (7432)	SOIC14
NOT gate(7404)	SOIC14
Resistance	RES500
Connector(CON2)	JUMPER2
Transistor(Q2N2222)	TO18

Your design is now ready to be taken to the PCB board layout tool for placement and routing.

Design rules check

After you have completed your design, it is recommended that you run design rules check (DRC) to isolate any unwanted design errors that might be there in the design.

To run DRC on the full adder design, complete the following steps:

- 1. In the Project Manager window, select the design file, fulladd.dsn.
- **2.** From the *Tools* menu, select *Design Rule Checks*.

Note: Alternatively, you can select the Design Rule Checks button is from the toolbar.

3. In the Design Rules Check dialog box, the Design Rules Check tab is selected by default. Specify your preferences.

By default, the *Check entire design* option button is selected. To run DRC on the complete design, accept the default selection.

4. Select the *Use Occurrences* option button.

Note: For complex hierarchical designs, the occurrence mode is the preferred mode. Therefore, ignore the warning that is displayed when you select the Use occurrences option button.

Creating a schematic design

- **5.** To run the DRC, select the *Check design rules* option button under *Action*.
- **6.** In the Design Rules section, select the type of rules to run, that is electrical and / or physical rules.
 - a. Use the Electrical Rules tab to define electrical rules to test. Also, define the report information to be be output from the Reports section.
 - **b.** Similarly, use the Physical Rules tab to define physical rules to test. Also, define the report information to be be output from the Reports section.

For the current design example, select the *Check unconnected* bus nets (in the Electrical Rules tab) and Report identical part references (in the Physical Rules tab) check boxes.

7. Select the View Output check box.

When this check box is selected, the DRC report is opened automatically for viewing after the checks are complete.

8. In the Report File text box, specify the name and the location of the DRC file to be created.

For the current design example, specify the filename as fulladd.drc.

9. Click OK.

After the checks are done, the DRC report is displayed in the format shown below.

Checking Pins and Pin Connections
Checking Schematic: FULLADD
Checking Electrical Rules
Checking for Unconnected Nets
Checking for Invalid References
Checking for Duplicate References
Check Bus width mismatch
Checking Schematic: HALFADD_A1 HALFADD
Checking Flectrical Rules

Creating a schematic design

Summary

This chapter covered the steps for creating both flat and hierarchical designs using OrCAD Capture. In the process, you were introduced to basic design creation tasks, such as creating projects, adding libraries to a project, placing parts, and editing property values.

What's next

In the next chapter, *Simulating a design*, you will use PSpice for simulating the schematic design created in this chapter. You will be introduced to various types of simulations and their need in the PCB design cycle.

Recommended reading

For more information about OrCAD Capture, see *OrCAD Capture User's Guide* and Capture online help. To know more about OrCAD Unison flow, see the *OrCAD Unison Suites Flow Guide*.

3

Simulating a design

This chapter consists of the following sections:

- Objective
- Simulation using PSpice
- Simulating the full adder design
- Performing parametric analysis
- Summary
- What's next
- Recommended reading


Objective

PSpice is a simulator provided by OrCAD and can be used to simulate both analog and digital circuits. PSpice simulator is closely integrated with OrCAD Capture to provide you with a rapid design-and-simulate iterative cycle. Using PSpice, you can explore various design configurations before committing to a specific implementation.

In this chapter, you will use PSpice to simulate the full adder design that you created in Chapter 2, <u>Creating a schematic design</u> using OrCAD Capture. In this chapter, you will also learn about the various types of analysis that can be performed using PSpice.

Simulation using PSpice

PSpice models the behavior of a circuit containing any mix of analog and digital devices.



Simulating a design

To simulate a design, PSpice needs to know about:

- the circuit topology
- the analysis type
- the simulation models that correspond to the parts in your circuit
- the stimulus definitions to test with


Files generated by PSpice

After reading various data files and any other required inputs, PSpice starts the simulation. As the simulation progresses, PSpice saves the simulation results in two files, the Waveform data file and the PSpice output file.

- Waveform data file: The data file contains simulation results that can be displayed graphically. PSpice reads this file and displays waveforms reflecting circuit response at nets, pins, and parts that you marked in your schematic (cross-probing).
- **PSpice output file**: This is a user-configurable file. Depending on the options specified by the user, this file may or may not contain any information. To configure the output file, you can use

Simulating a design

the Options tab in the Simulations Settings dialog box, as shown in the figure below.



For detailed description of the .OPTION command, see *PSpice Reference Guide*.

For more information on Files needed and generated by PSpice refer to PSpice User's Guide, Chapter 1, Things You Need to Know.

Analysis types

You can perform the following types of circuit analysis using PSpice:

- DC Analysis
- AC Analysis
- Transient Analysis
- Advanced Analysis

Simulating a design

DC analysis

DC Analysis includes the following:

DC Sweep analysis

The DC sweep analysis causes a DC sweep to be performed on the circuit that allows you to sweep a source (voltage or current), a global parameter, a model parameter, or the temperature through a range of values. The bias point of the circuit is calculated for each value of the sweep.

To run a DC sweep or small-signal DC transfer analysis, you need to place and connect one or more independent sources and then set the DC voltage or current level for each source.

Bias Point analysis

The bias point is calculated for any analysis whether or not the Bias Point analysis is enabled in the Simulation Settings dialog box.

DC Sensitivity analysis

DC sensitivity analysis calculates and reports the sensitivity of one node voltage to each device parameter for the following device types:

- resistors
- independent voltage and current sources
- voltage and current-controlled switches
- diodes
- bipolar transistors

For more information on each type of DC analysis, refer to *PSpice User's Guide, Chapter 9, DC Analyses*.

AC analysis

AC analysis includes the following:

Simulating a design

AC Sweep analysis

AC sweep is a frequency response analysis. PSpice calculates the small-signal response of the circuit to a combination of inputs by transforming it around the bias point and treating it as a linear circuit.

Noise analysis

When running a noise analysis, PSpice calculates and reports the following for each frequency specified for the AC Sweep/Noise analysis:

- Device noise is the noise contribution propagated to the specified output net from every resistor and semiconductor device in the circuit. For semiconductor devices, the device noise is also broken down into constituent noise contributions where applicable.
- Total output and equivalent input noise

For more information on each type of AC analysis, refer to PSpice User's Guide, Chapter 10, AC Analyses

Transient analysis

A transient analysis calculates the behavior of the circuit over time.

For more information on transient analysis, refer to *Chapter 12, Transient Analysis* in the *PSpice User's Guide*.

Besides the analysis types discussed above, you can use PSpice to perform some more analyses that help you evaluate and enhance the performance of your circuit. These analyses cannot be performed independently, but you can configure the simulation profile to run these analyses along with Transient, AC, or DC analysis. These are:

- Parametric analysis
- Temperature analysis
- Monte Carlo analysis

Simulating a design

Parametric analysis

Parametric analysis performs multiple iterations of a specified standard analysis while varying a global parameter, model parameter, component value, or operational temperature. The effect is the same as running the circuit several times, once for each value of the swept variable.

Temperature analysis

For a temperature analysis, PSpice reruns standard analyses set in the Simulation Settings dialog box at different temperatures.

You can specify zero or more temperatures. If no temperature is specified, the circuit is run at 27°C. If more than one temperature is listed, the simulation runs once for each temperature in the list.

For more information on parametric and temperature analysis, see Chapter 11, Parametric and temperature analysis of PSpice User's Guide.

Monte Carlo analysis

The Monte Carlo analysis calculates the circuit response to changes in part values by varying all of the model parameters for which a tolerance is specified. This provides statistical data on the impact of variance of a device parameter.

Worst Case analysis

Worst-case analysis is used to find the worst probable output of a circuit or system given the restricted variance of its parameters. For instance, if the values of R1, R2, and R3 can vary by +-5%, then the worst-case analysis attempts to find the combination of possible resistor values that result in the worst simulated output.

For more information on Statistical analysis, refer to PSpice User's Guide, Chapter 13, Monte Carlo and Sensitivity/Worst case Analysis.


Overview of the full adder design

In this chapter, we will simulate the full adder design using PSpice. The full adder design is a complex hierarchical design that has two hierarchical blocks referring to the same half adder design.

To go through the steps detailed in this chapter, you should have the full adder design ready. You can either create the full adder design or use the one provided to you along with the tutorial.

For more information on creating the full adder design, see Chapter 2, "Creating a schematic design,".

To copy the design files provided with the tutorial, unzip the flowtut.zip file shipped along with the tutorial. This file is located at <install_dir>/doc/flowtut/tutorial_example. The partial directory contains files generated at the end of Chapter 2, "Creating a schematic design." Use the files in this directory only if you want to skip the design creation steps covered in Chapter 2 and directly move on to Chapter 3.



Simulating the full adder design

To provide PSpice with information about the type of simulation you wish to perform and the resources to be used in your simulation, you must create a simulation profile before you can start a PSpice simulation. A simulation profile saves your simulation settings for an analysis type so that you can reuse them easily.

In this section, we will use the TRAN.sim profile to perform transient analysis on the full adder circuit.

For more information on creating the TRAN.sim profile, see <u>Getting</u> <u>your design ready for simulation</u> on page 41.

Editing a simulation profile

After you have created a simulation profile, you can still make modifications to it. We will edit the TRAN.sim profile to configure a stimulus file for providing inputs to X, Y and Carry.

1. In the Project Manager window, right-click on FULLADD-TRAN simulation profile.

Note: Expand *Simulation Profiles* under *PSpice Resources* in the Project Manager to view the FULLADD-TRAN node.

- From the pop-up menu select Edit Simulation Settings.
- **3.** In the Simulation Setting dialog box, select the Configuration Files tab.
- **4.** From the Category list box, select Stimulus.
- 5. In the Filename text box, specify the location of the stimulus file.


Note: To use the stimulus file provided with the sample file, extract the sample files from flowtut.zip and specify the location of FullAdd-PSpiceFiles\input.stl.

- **6.** Select the Add to Design button.
- 7. Click OK to save the settings.

Simulating a design

Running PSpice


1. To simulate the design, choose *Run* from the *PSpice* menu in OrCAD Capture.



The PSpice Netlist Generation progress box appears indicating that the PSpice netlist is being generated.

During netlisting, a warning stating that the PSpiceTemplate property is not found on instance J1 is generated. You can ignore this property because component J1 is required for board layout and is not required for simulation purposes.

After the netlist generation is complete, the design is simulated and PSpice is started. The Output window in PSpice indicates that the simulation is complete.



Though the simulation is complete, the Probe window does not yet display any waveform that might help you analyze the circuit behavior and determine the validity of your design.

Viewing Output Waveforms

After simulating a design using PSpice, you can plot the output waveforms in the Probe window. This will help you visualize the circuit behavior and determine the validity of your design. You can analyze the output waveforms and evaluate your circuit for performance analysis and data comparison from multiple files.

Using the Probe window, you can:

view simulation results in multiple Probe windows

Simulating a design

- compare simulation results from multiple circuit designs in a single Probe window
- display simple voltages, currents, and noise data
- display complex arithmetic expressions that use the basic measurements
- display Fourier transforms of voltages and currents, or of arithmetic expressions involving voltages and currents
- for mixed analog/digital simulations, display analog and digital waveforms simultaneously with a common time base
- add text labels and other annotation symbols for clarification

For PSpice to display output waveforms in the Probe window, you need to perform at least one of the following steps.

- Place markers
- Add Plot Window template
- Add complex traces

Place markers

You place markers in your circuit design in Capture to indicate the points where you want to see simulation waveforms displayed in PSpice.


You can place markers:

- before simulation to limit results written to the waveform data file, and automatically display those traces in the active Probe window.
- during or after simulation, to automatically display traces in the active Probe window.

Note: You can control the trace display for any of parameter by using the Data Collection tab. For example, if the None option is selected,

Simulating a design


PSpice will not display any waveform at the point where a marker is placed.



To add markers, from the *PSpice* menu in Capture, choose *Markers*.

Simulating a design

Note: To view the markers in the simulation results, the schematic must be open.



You can also use the buttons provided on the Standard toolbar to add markers.




We will now modify the full adder design in Capture by adding Voltage markers to view the output waveforms in the Probe window.

1. From the *PSpice* menu in Capture, choose *Markers* and then select *Voltage Level*.

Note: Alternatively, you can click on the Voltage/Level Marker button on the toolbar.

2. Place the marker between transistor Q1 and resistor R2, as shown in the figure given below.



3. To view the output waveform at the marker location, double-click the marker.

The output waveform appears in the Probe window in PSpice. See <u>Figure 3-1</u> on page 61.




Figure 3-1 Simulation results for TRAN.sim profile

Simulating a design

Note: If you add markers before simulating the design, the output waveforms are displayed automatically in the Probe window after the simulation is complete.

Add Plot Window template

In addition to markers, you can place Plot Window Template markers in Capture. A Plot Window Template marker will restore the associated template when you run the simulation in PSpice.

The analysis type defined in the profile will determine the type of template that will be loaded.

To place a plot window template marker, select *Markers* from the *PSpice* menu, and then select *Plot Window Templates*.




Add complex traces

By default, the waveforms that PSpice displays are the simple voltages, currents, and noise data from your circuit. Using the *Trace* menu in PSpice, you can add traces that are complex arithmetic expressions that use the basic measurements, such as Fourier

Simulating a design

transforms of voltages and currents and arithmetic expressions involving voltages and currents.




Configuring the Probe window

Using the *Plot* menu in PSpice, you can control the settings for the X- and Y-axis in the Probe windows. Using the *Plot* menu, you can also customize the grid settings in the Probe window and add text labels and other annotation symbols to your traces. You can also configure the way you want to view the waveforms by defining display

Simulating a design

settings on the Probe Window tab in the Simulation Settings dialog box.



Performing parametric analysis

In this section, you will perform the Parametric Sweep analysis on the full adder design. You will evaluate the influence of varying base resistance on the switching characteristics of the transistor.

To do this, you need to perform the following steps:

- Modify the full adder circuit by changing the value of resistor R1 to a variable {RES}. For more information, see <u>Changing the</u> value of R1 to the expression {RES}.
- Place a PARAM part to declare values of the parameter {RES}. For more information, see <u>Adding a PARAM part to the FULLADD design</u>.
- Create a new simulation profile or modify the existing profile to set up the parametric analysis.

Simulating a design

In this example, there will be multiple simulation runs, one for each value of resistor R1. After the analysis is complete, you can analyze output waveforms for the analysis runs using PSpice A/D.

Adding a variable circuit parameter

Changing the value of R1 to the expression {RES}

- 1. Open the full adder design, FullAdd.opj, in OrCAD Capture.
- 2. To display the Property Editor window for R1, double-click resistor R1.
- **3.** In the Value text box, replace the original value of 1K with {RES}.
- **4.** Click OK to save the modifications.

Note: Curly braces indicate that the variable or the expression within the braces will evaluate to a numerical value.

Adding a PARAM part to the FULLADD design

- 1. From the *Place* menu in Capture, choose *Part*.
- 2. Using the Place Part dialog box, add SPECIAL.OLB to the FULLADD project.

Note: SPECIAL.OLB is in the directory <install_dir>/tools/capture/library.

- **3.** In the Libraries list box, select SPECIAL.OLB.
- 4. From the Part List list box, select PARAM and click OK.
- **5.** Place an instance of the PARAM part on the schematic page.
- **6.** Double-click the PARAM part to display the Property Editor and click New Row.

The Add New Row dialog box appears.


Note: In the Property Editor window, you can also display properties names as column headings. In such cases, to add a new property, click the New Column button. The Add New Column dialog box will appear.

Simulating a design

- 7. In the Name text box, enter RES, without curly braces.
- 8. Specify the value as 10K and click OK.

This creates a new property for the PARAM part, as shown by the new column labeled RES in the Property Editor window.

- 9. Select the new cell RES and click Display.
- **10.** In the Display Format frame, select *Name and Value* and click OK.
- **11.** Click Apply to update all the changes to the PARAM part.
- **12.** Close the Property Editor window.



You can view the changes on the schematic page.


Note: For more information about using the Property Editor, see the *OrCAD Capture User's Guid*e.

Adding a Plot Window Template marker

In this section, we will add a Plot Window Template marker to the circuit and observe the change in the output for different values of R1.

Simulating a design

- 1. Remove the voltage marker added to the schematic design in the Place markers section.
- 2. From the *PSpice* menu in Capture, choose *Markers* and then select Plot Window Template.
- 3. Select the *Risetime of Step response* template marker from the Plot Window Templates dialog box and click Place.
- 4. Place the marker between transistor Q1 and resistor R2, as shown in the figure given below.



Setting up parametric analysis


In this section, we will use the FULLADD-SWEEP simulation profile to set up the parametric analysis. This simulation profile has been created by inheriting the settings from the FULLADD-TRANS profile. See Creating a simulation profile from an existing profile on page 42.

The simulation profile created in the <u>Creating a simulation profile</u> from an existing profile section, does not cover the settings for the parametric analysis. Therefore, we need to modify the FULLADD-SWEEP simulation profile. To do this, you first make SWEEP the active simulation profile in Capture and then open the profile for modifications.

- 1. In Capture, select FULLADD-SWEEP from the Active Profile drop-down list box.
- 2. From the *PSpice* menu, choose *Edit Simulation Profile*. The Analysis tab of the Simulation Settings dialog box appears.

Simulating a design

- 3. Select the Parametric sweep check box in the Options list box.
- **4.** Select the *Global parameter* option button under the Sweep variable. This sets the value to the sweep value and all expressions are re-evaluated.
- **5.** Type RES in the Parameter name text box.
- **6.** Type 25K, 50K, and 5K in the Start value, End value, and Increment text boxes, respectively.
- 7. Click OK.




Note: Instead of creating a new profile in OrCAD Capture, you can create a new simulation profile in PSpice also by inheriting settings from an existing profile. The new profile will work with your circuit design and can also be modified within PSpice. To modify a simulation profile in Capture, you use the Edit Simulation Profile command from the PSpice menu. In PSpice, use the Edit Profile command from the Simulation menu.

Simulating a design

Running the simulation

To run the Parametric analysis, choose *Run* from the *Simulation* drop-down menu.

When the simulation is complete, the Simulation complete message appears in the output window, and the Available Sections dialog box appears as shown in the figure below.



This dialog box appears for all multi-run analyses.

Select the runs for which you want to display the data and click OK. The simulation results are shown in <u>Figure 3-2</u> on page 70.




Figure 3-2 Simulation results for Parametric Analysis

To read more about Parametric Analysis, see the *Parametric* analysis section in *Chapter 11*, *Parametric and temperature* analysis of the *PSpice User's Guide*.



You can use the Performance Analysis Wizard to create a Performance Analysis trace for evaluating the performance of your circuit. To know more about the Performance Analysis wizard, see *Chapter 11, Parametric and temperature analysis* of the *PSpice User's Guide*.


Exporting output waveforms

You can export the output waveforms in the following formats:

- .dat file
- .st1 file
- .txt file

To export the output waveform:

→ From the File menu in PSpice, select Export and then select the desired format.



Summary

This chapter covered the steps for simulating the full adder design using OrCAD PSpice. In this chapter, you were introduced to various tasks involved in the simulation process, such as placing markers and templates, modifying a simulation profile, and analyzing simulation results.

What's next

In the next chapter, *Board design using OrCAD PCB Editor*, you will use OrCAD PCB Editor to create a PCB board for the full adder design.

Simulating a design

Recommended reading

For more information about PSpice, see *PSpice User's Guide* and PSpice online help.

Board design using OrCAD PCB Editor

This chapter consists of the following sections:

- Overview
- Objective
- Preparations in Capture
- Creating a board
- Routing
- Post-processing
- Generating output
- Summary
- What's next
- Recommended reading

Overview

The OrCAD PCB Editor (based on the Allegro® PCB technology) place-and-route tool offers PCB designers the power and flexibility to create and share PCB data and constraints across the design flow. It is a interactive environment for creating and editing complex, multilayer PCBs. The feature set provided by OrCAD PCB Editor addresses a wide range of today's design and manufacturability challenges.

Board design using OrCAD PCB Editor

Objective

In this chapter, you will use OrCAD PCB Editor to take the full adder design created in Chapter 2, <u>Creating a schematic design</u>, to a PCB board. This chapter details some of the common tasks involved in PCB Editor. In the process, you will also use cross-probing between Capture and PCB Editor.

Tutorial design

To go through the steps detailed in this chapter, you should have the full adder design ready. The full adder design used in this tutorial is a hierarchical design. It has two instances of the HALFADD hierarchical block.

You can either use the design you created in Chapter 2, <u>Creating a schematic design</u> or if you want to skip the design creation section, you can pick up the design files shipped with the tutorial.

Installing design example

The design files for the full adder design are available in the flowtut.zip file shipped along with the tutorial. The flowtut.zip is located at <install_dir>/doc/flowtut/tutorial_example.

Unzip the flowtut.zip file and extract it to an empty directory, say orcad_flow. On extracting the flowtut.zip file, you will find two sub-directories, partial and complete, created in the orcad_flow directory.

The partial directory contains files generated at the end of Chapter 2, "Creating a schematic design." Use the files in this directory only if you want to skip the design creation steps covered in Chapter 2 and directly move on to Chapter 4.

The complete directory contains all the files generated through all the chapters in this tutorial. You can use the files in the complete directory to verify your results.

Board design using OrCAD PCB Editor

Estimated completion time

30 minutes

Preparations in Capture

To be able to take a design created in Capture to PCB Editor, you need to complete some tasks. Some of these tasks are performed in Capture while the rest are completed in the PCB Editor environment.

The tasks that are to be completed in Capture are:

- Running DRC
- Creating PCB Editor netlist

Running DRC

Before taking a design from a schematic editor to a board planner, it is recommended to run design rules check (DRC). This step is performed in Capture. To view the procedure, see <u>Design rules check</u> on page 44.


Creating PCB Editor netlist

After running the Design Rule Checks, you create the PCB Editor netlist in Capture.

1. In the Project Manager window, select the design file, fulladd.dsn.

Board design using OrCAD PCB Editor

2. From the *Tools* menu in Capture, select *Create Netlist*. The Create Netlist dialog box appears.



3. Select the *PCB Editor* tab (if not already selected).

The Create PCB Editor Netlist check box is selected by default. Selecting this check box generates a netlist in PCB Editor format, which consists of the following three files: PSTCHIP.DAT, PSTXNET.DAT, and PSTXPRT.DAT.

PSTCHIP.DAT: This file contains a description for each different type of part used in the design.

Board design using OrCAD PCB Editor

- □ PSTXNET.DAT: This connectivity file, also referred to as the flat list or expanded net list, contains each net, its properties, its attached nodes, and node properties.
- PSTXPRT.DAT: This file, also referred to as the expanded parts list, contains a list of physical parts and lists each reference designator and the sections assigned to it, ordered by reference designator and section number.

Note: Make sure that the correct configuration file (*allegro.cfg*) is specified in the Setup dialog box. To view the configuration file, click Setup. The configuration file path should be <*install_dir>\tools\capture\allegro.cfg*, where <*install_dir>* is the installation location.

Note: The *Netlist Files Directory* text box contains the directory location where the PST*.DAT files will be saved. The default location is an *allegro* subdirectory in your design directory.

- **4.** Select the *View Output* check box to automatically open the three PST*.DAT netlist files in separate Capture windows for viewing and editing after netlisting is completed.
- **5.** Select the *Create or Update PCB Editor Board (Netrev)* check box to create the PCB Editor board that corresponds to the netlist you are generating.

Note: The *Output Board File* text box contains the board name, which in this case is *fulladd.brd* and the directory location where the board file will be created, which in this case is *\allegro*.


- **6.** Select the *Open Board in OrCAD PCB Editor* option to open the Output Board File in OrCAD PCB Editor automatically after the netlisting is completed.
- 7. Click OK in the Create Netlist dialog box.

A message box appears asking you to save your design prior to creating the netlist. Click OK.

Capture generates the netlist files (*PSTCHIP.DAT*, *PSTXPRT.DAT*, and *PSTXNET.DAT*) and the board file (*fulladd.brd*) in the specified directory location, which in this case is *complete\allegro*. Also, the netlist files are opened in


Board design using OrCAD PCB Editor

separate Capture windows and they appear under the Outputs directory in the Project Manager window. See figure below.



Board design using OrCAD PCB Editor

A board file, fulladd.brd, opens in OrCAD PCB Editor.



To know more about PCB Editor, see the PCB Editor tutorial. To open the tutorial, from the Start menu, choose *Programs > Cadence* <*release> Tutorials > PCB Editor > Allegro PCB Editor Tutorial*.

OrCAD Flow Tutorial Board design using OrCAD PCB Editor


Creating a board

Having created the PCB Editor netlist, the next step is to create a new board in PCB Editor. The Capture netlister generates the board file and three PCB Editor-compatible netlist files. See Creating PCB Editor netlist on page 75 for more information.

Creating a board outline

The board outline defines the boundary of the board. To create a board outline in PCB Editor:

1. From the Add menu, select Line. The Options panel changes as shown in figure below.



Note: Make sure the Options panel on the right hand side of the PCB Editor window displays Active Class as *Board Geometry* and Subclass as Outline.

2. Specify the following settings in the Options window:

a. Line lock: Line, 90

b. Line width: 20.0

c. Line font: Solid

Note: The default user units in PCB Editor is *mils*. To view the user units, choose Design Parameters from the Setup menu. In the Design Parameter Editor dialog box, click the Design tab. The User Units is defined in the Size section.

Board design using OrCAD PCB Editor

Note: The default grid size spacing for X and Y coordinates in PCB Editor is 25 mils each. To view the grid spacing, select Design Parameters from the Setup menu. The Design Parameter Editor dialog box appears. Click Setup Grids.

3. To insert the first corner of the board outline, place the cursor at the coordinates: 1000, 3000 and click the left-mouse button.

Note: As you move the cursor in the design window the coordinates will keep changing. You can view the coordinates at the bottom right hand corner of the PCB Editor window.



You can also use the pick command in PCB Editor console to specify the coordinates. For example, to specify the starting point, enter pick 1000 3000.

- **4.** Complete the remaining board outline using the following coordinates:
 - □ 3000. 3000
 - □ 3000, 5000
 - □ 1000, 5000
- **5.** When you are at the last corner of the board outline, right-click and select Done. The board outline is created.

Note: Make sure the board outline is a closed polygon. For this tutorial, the closed polygon is square in shape.




To delete the outline:

- □ Select Delete from the Edit menu.
- ☐ In the Options window, select *Cline* check box under the *Delete Net Option*s group.
- □ Left-click on the outline to select it.
- □ Right-click and select Done. The outline is completely deleted.

Board design using OrCAD PCB Editor

6. Select *Zoom Fit* from the *View* menu to display your entire board outline in the design window as shown in figure below.





Alternatively, you can use any of these methods to fit your board outline in the design window:

☐ Type zoom fit at the command line prompt.

-or-

Press F9.

-or-

Board design using OrCAD PCB Editor


Click the icon.

Adding mounting holes

After the board outline is created, let's now add mounting holes in the board.

To add mounting holes in your board


- **1.** From the *Place* menu, select *Manually*. The Placement dialog box appears.
- 2. Select the Advanced Settings tab.
- **3.** Select the *Library* check box under the *List construction* section (see figure below).



4. Click *OK* to close the Placement dialog box.

OrCAD Flow Tutorial Board design using OrCAD PCB Editor


- **5.** Select *Manually* from the *Place* menu again.
- **6.** In the Placement dialog box, select the *Mechanical symbols* option from the drop-down menu.
- 7. Select the desired mechanical symbol. For this tutorial, the mechanical symbol is *MTG125*. See figure below.



- 8. Click Hide.
- **9.** The Placement dialog box closes and the mechanical symbol, MTG125 attaches to the cursor.
- **10.** Move the mechanical symbol to the top-left corner of the design window and left-click to release the symbol.
- **11.** Right-click and select *Done*. The mechanical symbol is placed.
- **12.** Repeat steps 5 to 11 to place the mechanical symbols on the remaining three corners of the design window. See figure below.

Board design using OrCAD PCB Editor

A sample board outline file, fulladd_outline.brd is available at: /complete/allegro.



Note: Alternatively, select *Copy* from the *Edit* menu and left-click the mechanical symbol placed on the design window. The selected mechanical symbol attaches to the cursor. Move the symbol to the desired location in the design window and left-click to release the symbol. Now, right-click and select *Done*.

Placing components

After you have created the board outline, you can start placing your components in the board. OrCAD PCB Editor supports both manual placements and auto placements.

In this section, we will use manual placements to create the PCB board for the full adder design. There are different ways in which you can select a component for placement. In this tutorial you will learn to place components by refdes only.

Selecting components by refdes


1. From the *Place* menu, select *Manually*. The Placement dialog box appears showing in a collapsing tree view all the components that you can place in your design. For example, for

Board design using OrCAD PCB Editor

this tutorial the components are: J1, Q1, R1, R2, U1, U2, U3, and *U4*.

Note: Only unplaced components are displayed in the Placement dialog box.

2. Select the *U1* component by clicking the check box next to the component name as shown in figure below.



Note: You can also select all the components of a type by clicking the check box next to the folder icon.

Note: The Quickview window displays the footprint shape for the selected component in graphics and text mode.


3. Click Hide. The Placement dialog box closes and the component name(s), in this case, U1 that you have chosen attaches to the cursor.

OrCAD Flow Tutorial Board design using OrCAD PCB Editor

4. Move the component to the desired location and right-click and select Rotate from the pop-up menu.

Note: Make sure that a rotation angle is defined in the Options panel. For this tutorial, the rotation angle is 90.

- 5. Rotate the component in anti-clockwise direction and left-click to release the component.
- 6. Repeat steps 2 5 until all the components available in the Placement dialog box are placed in the design window as shown in figure below. A sample board file with placed components, fulladd_placed.brd is available at: /complete/allegro.



7. Select *Refresh* from the *View* menu to refresh your screen.

Board design using OrCAD PCB Editor



To find a component in PCB Editor:

- In the Find panel of the PCB Editor window.
- □ Select the *Comp* (or *Pin*) option from the *Find By Name* drop-down list.
- ☐ Click More. The Find by Name or Property dialog box appears displaying all the available components.
- □ Select a component that you want to find. The selected component appears in the *Selected objects* grid.
- Click OK. The component is highlighted in the design window.

Similarly, you can find net(s) or symbol(s) in PCB Editor. To find a net, select the *Net* option from the *Find By Name* drop-down list.

Design rules check

PCB Editor allows you to run DRC online (*On*) or in batch mode (*Off*). The default is *On*. While placing the components, if there are any design rule violations, then error markers are displayed on the board.

Note: To run DRC online, select *Enable On-Line DRC* from the *Setup* menu. To verify the basic spacing and physical constraints for your board design, select *Setup – Constraints – Spacing*. A window appears showing the default settings. For this tutorial, we will accept the default values.

Routing

After completing the board placement, you can route the full adder board to complete the electrical connections between components. OrCAD PCB Editor supports both manual routing and Autorouting. The general use model is to first route the critical nets manually, lock them and then autoroute the rest of the board.

Board design using OrCAD PCB Editor

Manual routing

The steps involved in the manual routing process are as follows:

- Check the board outline, via definitions, routing and via grids
- Route power and ground
- Fan out surface mounted devices and verify connections to power and ground
- Route the remaining signals using the manual routing tools
- Optimize routing using the manual routing commands
- Check for route spacing violations and check routing statistics

Note: To know more about each of these steps, see <u>PCB Editor</u> documentation.


Manually routing VCC and GND nets

Before you start routing the VCC and GND nets, make sure that you delete the *NO_RAT* property attached to these nets. To delete this property:

- **1.** Select *Properties* from the *Edit* menu or press F12.
- 2. In the Find panel, select the *Net* option (if not already selected) from the *Find By Name* drop-down list.
- **3.** Enter VCC and click More. The Edit Property dialog box appears displaying all the properties attached to the VCC net.
- **4.** Select the *NO_RAT* property in the *Available Properties* list box. The property definition appears in the panel on the right-hand side of the dialog box. See figure below. For

Board design using OrCAD PCB Editor

information about PCB Editor properties, see <u>PCB Editor</u> documentation.



- **5.** Select the *Delete* check box adjacent to the No_Rat property name.
- **6.** Make the *Value* drop-down menu empty.
- 7. Click Apply.
- **8.** Click OK to close the Edit Property dialog box.

Note: You can use the Edit Property dialog box to add or delete properties from a component or net.

To manually route the VCC and GND nets:

- **1.** Select the *Find* tab in the right hand side of the PCB Editor window. The Find panel is displayed.
- 2. Select the *Net* option from the *Find By Name* drop-down list.
- **3.** Click More. The Find by Name or Property dialog box appears displaying all the available nets.

Board design using OrCAD PCB Editor

- **4.** Select *VCC*. The VCC item appears in the *Selected objects* grid.
- **5.** Click OK. All VCC nets are highlighted in the design window.
- **6.** Select *Connect* from the *Route* menu.

Note: Alternatively, you can press F6 or click the



- **7.** Change *Line width* to *20.00* in the Options panel.
- **8.** Now, click on the net to be routed.
- **9.** Draw the net through the desired path.
- 10. When you have completed routing, right-click on the net and select Done.

Similarly, perform the above steps for manually routing the *GND* nets.


Manually routing remaining nets

To manually route remaining nets:

- **1.** Press F9 to fit your board in the design window.
- 2. Place the cursor on the net to be routed and press F10 to zoom in.
- 3. Select *Connect* from the *Route* menu or Press F6. The Options panel changes.

Board design using OrCAD PCB Editor

4. Click on the net to be routed. The Options panel changes as shown in figure below.



Note: Make sure the *Line lock* settings are *Line*, 45.


- 5. Draw the net through the desired path.
- **6.** When you have completed routing, right-click on the net and select *Done*.

To change layers while routing (adding Vias):

- **1.** Click on the net to be routed.
- 2. Right-click on the net and select Add Via. A Via is added. The currently Active layer becomes the Alternate layer and the Alternate layer become the Active Layer and vice-versa. For example, if you have a Top and a Bottom layer, where TOP is current Active Layer, then when you add Via, the Bottom layer will become the Active layer and the Top layer becomes the Alternate layer.
- **3.** Draw the net through the desired path.
- **4.** When you have completed routing, right-click on the net and select *Done*.

Board design using OrCAD PCB Editor

For this tutorial, the routed board will appear as shown in figure below. A sample routed board, fulladd.brd is available at: /complete/allegro.



Autorouting using PCB Editor

OrCAD PCB Editor supports autorouting of board, components, and DRC.

Board autorouting implies that the nets on the complete board are routed. Component routing routes only the nets attached to the selected component.

Board design using OrCAD PCB Editor

To autoroute a board

- **1.** Choose *Route PCB Router Route Automatic*. The Automatic Router dialog box appears.
- 2. Click Route. The board is routed.

For more information, see <u>PCB Editor documentation</u>.

Autorouting using OrCAD PCB Router


When you select the OrCAD PCB Router autorouter, the complete board is routed. PCB Router uses shape-based routing and is a faster routing tool.

To use the PCB Router auto router:

- 1. From the Start menu, select OrCAD PCB Router.
- 2. Specify the design file to be loaded.

Board design using OrCAD PCB Editor

The PCB Router ShapeBased Automation Software dialog box appears displaying the design file. See figure below.



- **3.** Select *Route* from the *AutoRoute* menu. The AutoRoute dialog box appears.
- **4.** Select the *Basic* option in the AutoRoute dialog box. For more information, see the *PCB Router documentation*.
- **5.** To start Autorouting, click OK.

The autorouting process starts and the board is routed.

Board design using OrCAD PCB Editor

Post-processing

This section introduces some of the tasks that are not a part of the placement and routing process, but are related and can be performed using OrCAD PCB Editor.

To know more about post-processing, see the <u>PCB Editor</u> documentation.

Renaming components manually

After you have completed the placement and routing of your PCB board, you can rename the components manually on the PCB board in a specific order.

- **1.** From the *Edit menu*, select *Text*.
- 2. Left-click the reference designator you want to modify. The selected reference designator appears in the command line.
- **3.** Change the reference designator as desired in the command line and press the Enter key.
 - PCB Editor renames the components. The reference designators for the component on the board changes.
- 4. Save the board file and close PCB Editor.

Automatic Renaming of components

1. Select *Logic – Auto Rename Refdes*. The Rename Refdes dialog box appears.

Board design using OrCAD PCB Editor


2. Select the *Use default grid* option button. This option uses the default grid, which constitutes an internal method of renaming components (see figure below).



3. Click More. The Rename Ref Des Set Up dialog box appears on which you set all the reference designator parameters (see figure

Board design using OrCAD PCB Editor

below). For more information, see the <u>PCB Editor</u> documentation.



4. Accept the default settings (for this tutorial) and click Close in the Rename Ref Des Set Up dialog box to close the dialog box and save the settings.

The Rename RefDes dialog box reappears.

5. Click Rename in the Rename RefDes dialog box.

PCB Editor automatically renames every component on your design in a single operation. The status of the renaming operation is displayed in the command line.

Board design using OrCAD PCB Editor

Back annotation

While creating a PCB board, you might make some changes in the PCB Editor board (.BRD) file. As a result, the board file and the design file in Capture may be out of sync. To ensure that both these file are in sync, you can backannotate the changes in the PCB board file to the Capture.


When you backannotate, information, such as component location and component names (changed due to renaming) gets added on to the schematic in Capture.

To backannotate the changes to the schematic:

- 1. Open FullAdd.opj in Capture.
- **2.** In the Project Manager window, select fulladd.dsn.

OrCAD Flow Tutorial Board design using OrCAD PCB Editor

3. Choose Tools – Back Annotate. The Backannotate dialog box appears.



- **4.** Select the *PCB Editor* tab, if not selected.
- 5. Select the Generate Feedback Files option button (if not already selected).

Note: Make sure that the correct configuration file (*allegro.cfg*) is specified in the Setup dialog box. To view the configuration file, click Setup. The configuration file path should be <install_dir>\tools\capture\allegro.cfg, where <install_dir> is the installation location.

Note: Make sure the *Netlist Directory* text box contains the directory location where the updated netlist files (PST*.DAT) will


Board design using OrCAD PCB Editor

- be saved. The default location is an *allegro* subdirectory in your design directory.
- **6.** Navigate to the directory location where the . SWP file needs to be saved. A . SWP file is generated by Capture after you make changes to your board file (.BRD). To know more about the . SWP file, see *OrCAD Capture User's Guide*. For this tutorial, the .SWP file name is *fulladd.swp* and the directory where the file will be saved is: /complete/allegro.
- 7. Select the *Update Schematic* check box (if not already selected), if you want the Capture schematic design (fulladd.dsn) to be updated with back annotation information from the .SWP file.
- **8.** Select the *View Output (.SWP) File* check box to automatically open the .SWP file in a separate Capture window for viewing and editing after the .SWP file is generated. This check box is not selected by default.
- **9.** Click OK in the Backannotate dialog box. A message box appears asking you to save your modified design prior to creating a new netlist file and a .SWP file (see figure below).



Board design using OrCAD PCB Editor

10. Click Yes in the message box.



Capture generates the netlist files (*PSTCHIP.DAT*, *PSTXPRT.DAT*, and *PSTXNET.DAT*) and creates the *fulladd.swp* file in the specified directory location, which in this case is \complete\allegro. The .SWP file is opened in a separate Capture window and also appears under the Outputs directory in the Project Manager window.

The schematic is updated with the changes in the board file based on the generated .SWP file.

Similarly, if the board file is open in PCB Editor and you make changes in the schematic design, you can ensure that these changes are forwarded to the board during netlist creation in Capture.

To do this:

- **1.** In the Project Manager window, select *fulladd.dsn*.
- 2. From the *Tools* menu, choose *Create Netlist*.

Board design using OrCAD PCB Editor

- **3.** In the *PCB Editor* tab of the Create Netlist dialog box, specify the base board directory location. For this tutorial, the base board directory is /complete/allegro/fulladd.brd.
- **4.** In the *Output Board File* text box specify the board name and the directory location where the updated board file will be created.
- 5. Click OK in the Create Netlist dialog box.

Capture generates the netlist files (PSTCHIP.DAT, PSTXPRT.DAT, and PSTXNET.DAT) and the updated board file is created in the specified directory location. The changes in the schematic design will appear in the board file.

Cross probing and cross highlighting between PCB Editor and Capture

OrCAD PCB Editor is tightly integrated with OrCAD Capture. As a result, you can use cross-probing to verify information flow between the schematic design and the board design and conversely.

Cross probing lets you select an object in the Capture schematic and see the corresponding object in PCB Editor.


To enable cross-probing, you must enable intertool communication between Capture and PCB Editor. To do this:

- **1.** In the Project Manager window in Capture, select fulladd.dsn.
- 2. From the *Options* menu in Capture, choose *Preferences*.
- **3.** Click the *Miscellaneous* tab.
- **4.** Ensure that the *Enable Intertool Communication* check box is selected in the Intertool Communication section.
- 5. Click OK.

Before you start cross probing, tile the Capture and PCB Editor windows. Select a component in Capture. PCB Editor automatically displays the corresponding components.

Board design using OrCAD PCB Editor

For example, if you select R1 in the FULLADD. DSN file, the corresponding resistor R1 will be displayed in PCB Editor as shown in the figure given below.




Cross highlighting lets you select an object in PCB Editor and see the corresponding object highlighted in Capture.

In case of cross highlighting between PCB Editor and Capture, first select *Highlight* from the *Display* menu, then select a component in PCB Editor the corresponding component is highlighted in Capture.

Board design using OrCAD PCB Editor

For example, if you select R1 in the FULLADD. BRD file, the corresponding resistor R1 will be highlighted in Capture as shown in the figure given below.



Note: If you want to turn off highlighting, select *Dehighlight* from the *Display* menu.

Generating output


The final task in creating a board design is to generate output files. You can create Gerber files, drill files, DXF files, and printer/plotter files.

Before you generate reports and output files, you should take a backup of your design and clean up the design. To clean up your design:

- **1.** Select *Route Gloss Execute*. The Glossing Controller dialog box appears.
- 2. Click Line Smoothing. The Line Smoothing dialog box appears.
- 3. Accept the default settings and click Gloss.

The design is cleaned up. You can now generate the desired output files and reports.

Board design using OrCAD PCB Editor



Before creating a output file (artwork), make sure you run *Update DRC* from the *Tools* menu in PCB Editor.

Output files


Using OrCAD PCB Editor, you can generate various files that can further be used with various third-party tools, such as GerbTool, VisualCAD, AutoCAD, and so on.

To generate these output files, complete the following steps:

1. From the *Manufacture* menu, select *Artwork*.


Board design using OrCAD PCB Editor

The Artwork Control Form dialog box appears.




- 2. Select the *Gerber RS274X* option button under the *Device type* section.
- **3.** Accept the default settings and click OK to close the Artwork Control Form dialog box.
- 4. Again select Artwork from the Manufacture menu.
- **5.** In resultant dialog box, select the *Film Control* tab. The Film Control tabbed page appears.

6. Select the check boxes corresponding to the film layer(s) in the Artwork Control Form dialog box. For this tutorial, both the TOP and BOTTOM layers are selected (see figure below).



- 7. Click Create Artwork. A message box appears showing the progress of the artwork creation. After the artwork is created the artwork files with a .ART extension are saved under \complete\allegro design directory (for this tutorial only).
- 8. Click OK to close the Artwork Control Form dialog box.

You can view the artwork files that you created in PCB Editor.




Only Cadence® artwork is supported.

Board design using OrCAD PCB Editor

To view the artwork:

- **1.** From the *File* menu, select *Import Artwork*. The Load Cadence Artwork dialog box appears.
- **2.** Enter, or browse for, the name of the artwork file (.ART) that you want to load in the *Filename* text box. See figure below.
- **3.** Select a subclass from the *Subclass* drop-down menu. See figure below.




- **4.** Click Load File. A dynamic rectangle that represents the extents of the Gerber data appears in the UI work area.
- 5. Left-click on the dynamic rectangle to place the artwork on the design window. The artwork is placed on the design window. A sample artwork file, BOTTOM.art is available at: /complete/allegro.

Note: A sample board file, fulladd_artwork.brd showing the artworks (TOP.art and BOTTOM.art) is available at: /complete/allegro. To toggle between the TOP and BOTTOM artworks placed on the fulladd_artwork.brd, select the Visibility tab (see figure below) and choose the artwork you want to

Board design using OrCAD PCB Editor

view from the *Views* drop-down list. The chosen artwork is displayed in the design window.



Reports

You can create a variety of reports using OrCAD PCB Editor.

To create reports, complete the following steps:

- **1.** From the *Tools* menu, select *Quick Reports*.
- 2. Select the reports you want generated.
 For the full adder design, select the *Component Report* option.

Summary

In this chapter, you were introduced to OrCAD PCB Editor, which is a place-and-route tool provided by OrCAD. You completed the tasks required to take a design from OrCAD Capture, a schematic design tool, to a place and route tool. You were also introduced to OrCAD PCB Router, which is also a tool used to place-and-route the printed circuit boards.

What's next

This is the last chapter in the OrCAD Flow Tutorial. In the Glossary, you will find the definitions of various terms used in this tutorial.

Board design using OrCAD PCB Editor

Recommended reading

For more information about OrCAD PCB Editor, see PCB Editor documentation listed below.

PCB Editor documentation

PCB Editor documentation includes:

- Allegro® PCB Editor User Guide
- Allegro PCB and Package Physical Layout Command Reference Table of Contents
- Allegro Platform Properties Reference

To learn about OrCAD PCB Router, see the *PCB Router User Guide*.

Board design using OrCAD PCB Editor

Glossary

autorouting

Automatic routing performed by a computer application based on a set of rules called strategies.

Bill of Material

A bill of materials is a composite list of all the elements you need for your PCB design

board geometry

The physical definitions of the design's base material.

bottom-up methodology

A design methodology in which you first create lowest level design and then create hierarchical blocks for these lowest-level designs.

boundary

A line that defines the outside edge of a window.

circuit

A set of electronic functions, such as gates and buffers, that when connected together constitute the electronic description of a printed circuit design.

class

A category used to identify and refer to elements in a design. It eliminates the requirement of referring to elements by layer number.

command line

The line, identified in the console window by the > prompt, at which the user can enter commands.

Glossary

Complex hierarchy

A design in which two or more hierarchical blocks (or parts with attached schematic folders) reference the same schematic folder.

cross probing

When intertool communication is enabled in Capture, selecting objects in Capture causes the corresponding objects to be highlighted in the layout tool. Also, selecting objects in the layout causes the corresponding objects to be highlighted in Capture. Both applications must be open.

cross reference report

A cross reference report contains information such as part name, part reference, and the library from which the part was chosen.

design

For OrCAD PCB Editor: a database file with a .brd file name extension. A design drawing usually contains two outer ETCH subclasses (TOP and BOTTOM), internal ETCH subclasses, padstacks, vias, edge connectors, and components.

design rule

A guideline that specifies any of a number of parameters for the printed circuit board. These may include minimum clearance between items that belong to different nets, or connection rules. Also, these rules may include specifications for track width to carry a given current, maximum length for clock lines, termination requirements for signals with fast rise and fall times, and so on.

Design Rules Check (DRC)

Design Rules Check (DRC) is executed to isolate any unwanted design errors that might exist in the design

design template

Is used to specify the default characteristics of your project, such as default fonts, page size, title block, and grid references

Glossary

DO file

A .DO file is a text file that contains a sequence of autorouter commands. The order of commands in a do file is very important because the autorouter executes each command in sequence.

ETCH

A routing class.

ETCH subclass

A routing layer. For example, TOP or BOTTOM.

flat design

A schematic design that has no hierarchical blocks or port and has no parts with attached schematic folders. A flat design can have multiple schematic pages such that the output lines of one schematic page connect laterally to input lines of another schematic page using off-page connectors. Flat designs are practical for small designs with few schematic pages.

glossing

Applications that perform post-processing functions including increasing the width of connections to ensure greater manufacturing reliability, converting corners to arcs, and adding dieelecric patches to hybrid designs to insulate intersecting connection.

Hierarchical design

A design in which schematic folders are interconnected vertically with hierarchical blocks. At least one schematic folder, the root schematic folder, contains symbols representing other schematic folders.

layer

An insulated plane in the design that contains lines of etch.

mechanical symbol

A set of information contained in a file having a .bsm filename extension used to define mechanical and graphic elements on a design drawing. Typically, design symbols represent non-electrical elements, for example, design outlines, plating bars, mounting holes, or card ejectors.

Glossary

multi-run analysis

Result in a series of DC sweep, AC sweep, or transient analysis depending on the basic analysis that you enabled.

net

Any set of pins and vias that are logically connected.

netlist

An ASCII text file that provides the electrical blueprint for the circuit design.

ratsnest

Unrouted connection between two pins on a PCB board.

reports

User-defined files that provide specific information about a design.

Simple hierarchy

A design in which there is a one-to-one correspondence between hierarchical block (or parts with attached schematic folders) and the schematic pages they reference. Each hierarchical block (or part with attached schematic folder) represents a unique schematic page.

subclass

(For OrCAD PCB Editor)

Further defines a class. You can define subclasses for a class.

surface mount

A component mounting technology in which holes are not required.

TOP

An ETCH subclass. One of the outer layers.

Technology template

A file that contains a board outline and the appropriate design rules, drawing formats, dimensions for spacing and grids, preplaced components, and tooling holes for a specific type of board.

Glossary

Top-down methodology

A design methodology in which you first create top-level design using the hierarchical blocks and then create schematic designs for the hierarchical blocks.

track

Routed connection between two pins on a PCB board

Glossary

Index

A adding Complex Traces 62	creation <u>15</u> definition <u>115</u> full adder design <u>11, 54, 74</u>
Markers <u>58</u> Part References <u>36</u> parts <u>15</u> Plot Window Template <u>62</u> ports <u>20</u>	G guidelines creating a new circuit design 12
В	Н
bill of material definition 113 generation 40	hierarchical design bottom-up method <u>22</u> creating <u>21</u> definition <u>115</u> navigating <u>36</u>
C	top-down method 28
Capture generating parts 33	N
Project Wizard <u>12</u> Connecting parts <u>19</u>	naming guidelines 12
Creating simulation profile from an existing	P
profile <u>42</u> simulation profile from scratch <u>42</u> cross probing definition <u>114</u>	PCB Editor netlist creation <u>75</u> PCB Editor netlist creation <u>75</u> Performing
D	Parametric Analysis <u>64</u> Processing a design <u>36</u>
design rules Capture 44 definition 114 design rules check	PSpice analysis types 50 Running 56
Čapture <u>44</u> PCB Editor <u>88</u>	R
F flat design	renaming components in PCB Editor <u>96</u> schematic <u>13</u> schematic page <u>13</u>
nat uesiyn	· • —

report
cross reference 38
generating in PCB Editor 110
routing
Autorouting using OrCAD PCB
Editor 94
Autorouting using PCB Editor 93
Manually 89

W

Wizard
Capture Project Wizard 12
PSpice Performance Analysis
Wizard 70