




Jason Mars




- · Processor design (datapath and control) will determine:
  - Clock cycle time
  - Clock cycles per instruction



- Processor design (datapath and control) will determine:
  - Clock cycle time
  - Clock cycles per instruction
- Starting today:
  - Single cycle processor:
    - Advantage: One clock cycle per instruction
    - Disadvantage: long cycle time



- · Processor design (datapath and control) will determine:
  - Clock cycle time
  - Clock cycles per instruction
- Starting today:
  - Single cycle processor:
    - Advantage: One clock cycle per instruction
    - Disadvantage: long cycle time
- ET = Insts \* CPI \* Cyc Time



- We're ready to look at an implementation of the MIPS simplified to contain only:
  - memory-reference instructions: lw, sw
  - arithmetic-logical instructions: add, sub, and, or, slt
  - control flow instructions: beq

- We're ready to look at an implementation of the MIPS simplified to contain only:
  - memory-reference instructions: lw, sw
  - arithmetic-logical instructions: add, sub, and, or, slt
  - control flow instructions: beq
- Generic Implementation:
  - use the program counter (PC) to supply instruction address
  - get the instruction from memory
  - read registers
  - use the instruction to decide exactly what to do

- We're ready to look at an implementation of the MIPS simplified to contain only:
  - memory-reference instructions: lw, sw
  - arithmetic-logical instructions: add, sub, and, or, slt
  - control flow instructions: beq
- Generic Implementation:
  - use the program counter (PC) to supply instruction address
  - get the instruction from memory
  - read registers
  - use the instruction to decide exactly what to do
- All instructions use the ALU after reading the registers
  - memory-reference? arithmetic? control flow?

#### Review: MIPS Instruction Formats

All instructions 32-bits long

#### • 3 Formats:

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
R-Type	opcode	rs	rt	rd	shift amount	funct
	6 bits	5 bits	5 bits		16 bits	
I-Type	opcode	rs	rt	imn	nediate /	offset
	6 bits			26 bits		
J-Type	opcode			targe	t	

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
opcode	rs	rt	rd	shift amount	funct

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

- R-Type
  - add rd, rs, rt
  - sub, and, or, slt

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
opcode	rs	rt	rd	shift amount	funct

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

- R-Type
  - · add rd, rs, rt
  - sub, and, or, slt
- LOAD and STORE
  - lw rt, rs, imm16
  - sw rt, rs, imm16

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
opcode	rs	rt	rd	shift amount	funct

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

- R-Type
  - · add rd, rs, rt
  - sub, and, or, slt

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
opcode	rs	rt	rd	shift amount	funct

- LOAD and STORE
  - lw rt, rs, imm16
  - sw rt, rs, imm16

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

- BRANCH:
  - beq rs, rt, imm16

6 bits	5 bits	5 bits	16 bits
opcode	rs	rt	immediate / offset

- Instruction Fetch
  - Where is the instruction?

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?
- Memory access
  - Where is my data?

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?
- Memory access
  - Where is my data?
- Write back results to registers
  - Where to write?

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?
- Memory access
  - Where is my data?
- Write back results to registers
  - Where to write?
- Determine the next PC

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction?
  - Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?

Instruction memory

address: PC

- Memory access
  - Where is my data?
- Write back results to registers
  - Where to write?
- Determine the next PC

- Instruction Fetch
  - Where is the instruction?
- Decode
  - What's the incoming instruction? register file

Instruction memory

address: PC

- Where are the operands in an instruction?
- Execution: ALU
  - What is the function that ALU should perform?
- Memory access
  - Where is my data?
- Write back results to registers
  - Where to write?
- Determine the next PC

Instruction Fetch

Instruction memory

Where is the instruction?

address: PC

- Decode
  - What's the incoming instruction?

register file

- Where are the operands in an instruction?
- Execution: ALU

**ALU** 

- What is the function that ALU should perform?
- Memory access
  - Where is my data?
- Write back results to registers
  - Where to write?
- Determine the next PC

Instruction Fetch

Instruction memory

Where is the instruction?

address: PC

Decode

What's the incoming instruction?

register file

- Where are the operands in an instruction?
- Execution: ALU

**ALU** 

- What is the function that ALU should perform?
- Memory access

Data memory

Where is my data?

address: effective address

- Write back results to registers
  - Where to write?
- Determine the next PC

Instruction Fetch

Instruction memory

Where is the instruction?

address: PC

Decode

What's the incoming instruction?

register file

Where are the operands in an instruction?

Execution: ALU

**ALU** 

What is the function that ALU should perform?

Memory access

Data memory

Where is my data?

address: effective address

Write back results to registers

· Where to write?

register file

Determine the next PC

Instruction Fetch

Instruction memory

Where is the instruction?

address: PC

Decode

What's the incoming instruction?

register file

Where are the operands in an instruction?

Execution: ALU

**ALU** 

What is the function that ALU should perform?

Memory access

Data memory

Where is my data?

address: effective address


Write back results to registers


Where to write?


register file


Determine the next PC


program counter

















## Review: Two Type of Logical Components

## Review: Two Type of Logical Components




#### Review: Two Type of Logical Components






# Clocking Methodology




All storage elements are clocked by the same clock edge


#### Storage Element: The Register

- Register
  - Similar to the D Flip Flop except
    - N-bit input and output
    - Write Enable input
- Write Enable:
  - 0: Data Out will not change
  - 1: Data Out will become Data In (on the clock edge)







• Register File consists of (32) registers:




- Register File consists of (32) registers:
  - Two 32-bit output buses




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:
  - RR1 selects the register to put on bus "Read Data 1"




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:
  - RR1 selects the register to put on bus "Read Data 1"
  - RR2 selects the register to put on bus "Read Data 2"




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:
  - RR1 selects the register to put on bus "Read Data 1"
  - RR2 selects the register to put on bus "Read Data 2"
  - WR selects the register to be written




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:
  - RR1 selects the register to put on bus "Read Data 1"
  - RR2 selects the register to put on bus "Read Data 2"
  - WR selects the register to be written
  - via WriteData when RegWrite is 1




- Register File consists of (32) registers:
  - Two 32-bit output buses
  - One 32-bit input bus
- Register is selected by:
  - RR1 selects the register to put on bus "Read Data 1"
  - RR2 selects the register to put on bus "Read Data 2"
  - WR selects the register to be written
  - via WriteData when RegWrite is 1
- Clock input (CLK)




#### Inside the Register File




- The implementation of two read ports register file
  - n registers
  - done with a pair of n-to-1 multiplexors, each 32 bits wide.




Memory




- Memory
  - Two input buses: WriteData, Address




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus
  - If MemWrite = 1: address selects the memory word to be written via the WriteData bus




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus
  - If MemWrite = 1: address selects the memory word to be written via the WriteData bus
- Clock input (CLK)




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus
  - If MemWrite = 1: address selects the memory word to be written via the WriteData bus
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation



- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus
  - If MemWrite = 1: address selects the memory word to be written via the WriteData bus
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:




- Memory
  - Two input buses: WriteData, Address
  - One output bus: ReadData
- Memory word is selected by:
  - Address selects the word to put on ReadData bus
  - If MemWrite = 1: address selects the memory word to be written via the WriteData bus
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - Address valid => ReadData valid after "access time."



#### RTL: Register Transfer Language


 Describes the movement and manipulation of data between storage elements:


# Instruction Fetch and Program Counter Management




#### Overview of the Instruction Fetch Unit

- The common RTL operations
  - Fetch the Instruction: inst <- mem[PC]</li>
  - Update the program counter:
    - Sequential Code: PC <- PC + 4</li>
    - Branch and Jump PC <- "something else"</li>







• R[rd] <- R[rs] op R[rt] Example: add rd, rs, rt




- R[rd] <- R[rs] op R[rt] Example: add rd, rs, rt
  - RR1, RR2, and WR comes from instruction's rs, rt, and rd fields




- R[rd] <- R[rs] op R[rt] Example: add rd, rs, rt
  - RR1, RR2, and WR comes from instruction's rs, rt, and rd fields
  - ALUoperation and RegWrite: control logic after decoding instruction



# Control Logic??




# Control Logic??




#### Datapath for Load Operations

• R[rt] <- Mem[R[rs] + SignExt[imm16]] Example: *lw rt, rs, imm16* 




#### Datapath for Load Operations


• R[rt] <- Mem[R[rs] + SignExt[imm16]] Example: *lw rt, rs, imm16* 





#### Datapath for Load Operations


• R[rt] <- Mem[R[rs] + SignExt[imm16]] Example: *lw rt, rs, imm16* 










































- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16






- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16




extend

- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16







- Z <- (rs == rt); if Z, PC = PC+4+imm16; else PC = PC+4
- beq rs, rt, imm16



# Control Logic??



# Control Logic??




- In theory, the PC is a 32-bit byte address into the instruction memory:
  - Sequential operation: PC<31:0> = PC<31:0> + 4
  - Branch operation: PC<31:0> = PC<31:0> + 4 + SignExt[Imm16] \* 4


- In theory, the PC is a 32-bit byte address into the instruction memory:
  - Sequential operation: PC<31:0> = PC<31:0> + 4
  - Branch operation: PC<31:0> = PC<31:0> + 4 + SignExt[Imm16] \* 4
- The magic number "4" always comes up because:
  - The 32-bit PC is a byte address
  - And all our instructions are 4 bytes (32 bits) long
  - The 2 LSBs of the 32-bit PC are always zeros
  - There is no reason to have hardware to keep the 2 LSBs

- In theory, the PC is a 32-bit byte address into the instruction memory:
  - Sequential operation: PC<31:0> = PC<31:0> + 4
  - Branch operation: PC<31:0> = PC<31:0> + 4 + SignExt[Imm16] \* 4
- The magic number "4" always comes up because:
  - The 32-bit PC is a byte address
  - And all our instructions are 4 bytes (32 bits) long
  - The 2 LSBs of the 32-bit PC are always zeros
  - There is no reason to have hardware to keep the 2 LSBs
- In practice, we can simplify the hardware by using a 30-bit PC<31:2>:
  - Sequential operation: PC<31:2> = PC<31:2> + 1
  - Branch operation: PC<31:2> = PC<31:2> + 1 + SignExt[Imm16]
  - In either case: Instruction Memory Address = PC<31:2> concat "00"


# Putting it All Together: A Single Cycle Datapath




#### GAME: GUESS THE FUNCTION!!





#### GAME: GUESS THE FUNCTION!!





#### GAME: GUESS THE FUNCTION!!
















































































































### The Store Datapath




































































• CPU is just a collection of state and combinational logic


- CPU is just a collection of state and combinational logic
- We just designed a very rich processor, at least in terms of functionality


- CPU is just a collection of state and combinational logic
- We just designed a very rich processor, at least in terms of functionality
- ET = IC \* CPI \* Cycle Time
  - where does the single-cycle machine fit in?












#### **ALU Control Bits**

5-Function ALU


ALU control input	Function	<b>Operations</b>
000	And	and
001	Or	or
010	Add	add, lw, sw
110	Subtract	sub, beq
111	Slt	slt

· Note: book also has NOR, not used - and a forth bit, not used


#### Full ALU





#### Full ALU





#### Full ALU












#### **ALU Control Bits**

5-Function ALU


ALU control input	Function	<b>Operations</b>
000	And	and
001	Or	or
010	Add	add, lw, sw
110	Subtract	sub, beq
111	Slt	slt


- Based on opcode (bits 31-26) and function code (bits 5-0) from instruction
- ALU doesn't need to know all opcodes--we will summarize opcode with ALUOp (2 bits):




# Generating ALU Control

Instruction opcode	ALUOp	Instruction operation	Function code	Desired ALU	ALU control
				action	input
lw	00	load word	XXXXXX	add	010
SW	00	store word	XXXXXX	add	010
beq	01	branch eq	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	slt	101010	slt	111







Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format								1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1							1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0						1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0					1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1				1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0			1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0		1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw								0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0							0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1						0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1					0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1				0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1			0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0		0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW								0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X							0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1						0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X					0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0				0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0			0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1		0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq								0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X							0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0						0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X					0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0				0	1



Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0			0	1



Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0		0	1




Instruction	RegDst	ALUSrc	Mem to- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


#### Control Truth Table

		R-format	lw	SW	beq
Oj	pcode	000000	100011	101011	000100
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

#### Control

Simple Combinational Logic (truth tables)





Easy, particularly the control

- Easy, particularly the control
- Which instruction takes the longest? By how much? Why is that a problem?
  - ET = IC \* CPI \* CT

- Easy, particularly the control
- Which instruction takes the longest? By how much? Why is that a problem?
  - ET = IC \* CPI \* CT
- What else can we do?

- Easy, particularly the control
- Which instruction takes the longest? By how much? Why is that a problem?
  - ET = IC \* CPI \* CT
- What else can we do?
- When does a multi-cycle implementation make sense?
  - e.g., 70% of instructions take 75 ns, 30% take 200 ns?
  - suppose 20% overhead for extra latches

- Easy, particularly the control
- Which instruction takes the longest? By how much? Why is that a problem?
  - ET = IC \* CPI \* CT
- What else can we do?
- When does a multi-cycle implementation make sense?
  - e.g., 70% of instructions take 75 ns, 30% take 200 ns?
  - suppose 20% overhead for extra latches
- Real machines have much more variable instruction latencies than this.