


These Circuits are **Self Correcting** (Even the don't care states push to a valid state without an infinite loop.

I _D	Q
0	0
1	1

Input D Flip Flop = I_D Input T Flip Flop = I_T

Ι _Τ	Q
0	No Change
1	Complement

Q ₃	Q_2	Q ₁	1	Q ₃ ⁺	Q ₂ ⁺	Q_1^+	I	I _{T3} +	I _{T2} +	I _{T1} +		Q _{T3} ⁺	Q _{T2} ⁺	Q _{T1} ⁺
0	0	0	1	0	0	1		0	0	1		0	0	1
0	0	1	1	0	1	0		0	1	1	1	0	1	0
0	1	0	1	0	1	1		0	0	1	I	0	1	1
0	1	1	I	1	0	0		1	1	1	I	1	0	0
1	0	0	1	0	0	0	1	1	0	0	1	0	0	0
1	0	1	1	X (0)	X (1)	X (0)		X (1)	X (1)	X (0)	I	0	1	1
1	1	0	I	X (0)	X (1)	X (0)		X (1)	X (0)	X (0)	I	0	1	0
1	1	1	I	X (1)	X (0)	X (0)		X (0)	X (1)	X (0)	I	1	0	1



 $I_{T1}^{+} = Q_{3}^{'}$

Make Sure to go back into the truth table and fill in the don't cares

Multiplication:

Multiplication in the ALU takes multiple clock cycle Signed and Unsigned are separate circuits in Multiplication

Step	C (Carry) (1 bit)	A (Answer) (4 bit)	Q (Multiplier) (4 bit)	M (First Number) (4 bit)	Operation
0	0	0000	1011	1101	Initialize
1	0	1101	1011	1101	Add M to A (0000 + 1101=

					01101)
1.5	0	0110	1101	1101	Shift
2	1	0011	1101	1101	Add M to A (0110 + 1101= 10011)
2.5	0	1001	1110	1101	Shift
3	0	1001	1110	1101	Add Zero to A (0000 + 1001=01001)
3.5	0	0100	1111	1101	Shift
4	1	0001	1111	1101	Add M to A (1101 + 0100 = 10001)
4.5	0	1000	1111	1101	Shift

So Row 4.5 is the answer A_Q makes 10001111b = 143

1101 = 13

1011 = 11

13 * 11 = 143 So We are correct