


# Chapter 5


## Digital Building Blocks



**Figure 5.1 1-bit half adder**

$$\begin{array}{r} 1 \\ 0001 \\ +0101 \\ \hline 0110 \end{array}$$

**Figure 5.2 Carry bit**



**Figure 5.3 1-bit full adder**







Figure 5.4 Carry propagate adder



**Figure 5.5** 32-bit ripple-carry adder




**Figure 5.6 (a) 32-bit carry-lookahead adder (CLA), (b) 4-bit CLA block**




**Figure 5.7** 16-bit prefix adder





**Figure 5.8 Synthesized adder**



**Figure 5.9 Subtractor: (a) symbol, (b) implementation**






Figure 5.10 Synthesized subtractor




(a)




(b)

Figure 5.11 4-bit equality comparator: (a) symbol, (b) implementation



**Figure 5.12**  $N$ -bit magnitude comparator



**Figure 5.13 Synthesized comparators**





Figure 5.14 ALU symbol



**Figure 5.15**  $N$ -bit ALU






Figure 5.16 4-bit shifters: (a) shift left, (b) logical shift right, (c) arithmetic shift right

230	multiplicand
× 42	multiplier
— 460	partial
+ 920	products
— 9660	result

$$230 \times 42 = 9660$$


**(a)**

0101
× 0111
— 0101
0101
0101
+ 0000
— 0100011


$$5 \times 7 = 35$$

**(b)**


**Figure 5.17 Multiplication: (a) decimal, (b) binary**



(a)




(b)




(c)

Figure 5.18 4 · 4 multiplier: (a) symbol, (b) function, (c) implementation



**Figure 5.19 Synthesized multiplier**



**Figure 5.20** Array divider

**(a)** 01101100

**(b)** 0110.1100

**(c)**  $2^2 + 2^1 + 2^{-1} + 2^{-2} = 6.75$

Figure 5.21 Fixed-point notation of 6.75 with four integer bits and four fraction bits

**(a)** 0010.0110

**(b)** 1010.0110

**(c)** 1101.1010

**Figure 5.22** Fixed-point representation of  $\square 2.375$ : (a) absolute value, (b) sign and magnitude, (c) two's complement

0000.1010	Binary Magnitude
1111.0101	One's Complement
+                      1	Add 1
<hr/>	
1111.0110	Two's Complement

**Figure 5.23 Fixed-point two's complement conversion**



$$\begin{array}{r}
 0000.1100 \\
 + 1111.0110 \\
 \hline
 10000.0010
 \end{array}$$

**(a)**

$$\begin{array}{r}
 0.75 \\
 + (-0.625) \\
 \hline
 0.125
 \end{array}$$

**(b)**

**Figure 5.24 Addition: (a) binary fixed-point, (b) decimal equivalent**

$$\pm M \times B^E$$

**Figure 5.25 Floating-point numbers**




Figure 5.26 32-bit floating-point version 1




Figure 5.27 Floating-point version 2






Figure 5.28 IEEE 754 floating-point notation



**Figure 5.29 Floating-point addition**



**Figure 5.30 Counter symbol**






Figure 5.31 *N*-bit counter





**Figure 5.32 Synthesized counter**



**Figure 5.33 Shift register symbol**







Figure 5.34 Shift register schematic




**Figure 5.35** Shift register with parallel load




**Figure 5.36 Synthesized shiftreg**



**Figure 5.37 Scannable flip-flop: (a) schematic, (b) symbol, and (c)  $N$ -bit scannable register**



**Figure 5.38** Generic memory array symbol



(a)

Address	Data			
11	0	1	0	<div style="display: flex; align-items: center;"> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> </div> <div style="text-align: center;">depth</div>
10	1	0	0	
01	1	1	0	
00	0	1	1	
				<div style="display: flex; align-items: center;"> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> <div style="width: 10px; height: 10px; border: 1px solid black; margin: 0 5px;"></div> </div> <div style="text-align: center;">width</div>

(b)

Figure 5.39 4 · 3 memory array: (a) symbol, (b) function







Figure 5.40 32 Kb array: depth =  $2^{10} = 1024$  words, width = 32 bits



**Figure 5.41 Bit cell**




Figure 5.42 4 • 3 memory array







Figure 5.43 Three-ported memory



**Figure 5.44 DRAM bit cell**




(a)



(b)

Figure 5.45 DRAM stored values



**Figure 5.46 SRAM bit cell**





Figure 5.47 32 · 32 register file with two read ports and one write port





**Figure 5.48 ROM bit cells containing 0 and 1**




Figure 5.49 4 · 3 ROM: dot notation





Figure 5.50 4 · 3 ROM implementation using gates



**Figure 5.51 Fuse-programmable ROM bit cell**





Figure 5.52 4-word · 1-bit memory array used as a lookup table



**Figure 5.53 Synthesized ram**




Figure 5.54  $M \cdot N \cdot P$ -bit PLA




Figure 5.55 3 · 3 · 2-bit PLA: dot notation








Figure 5.56 3 · 3 · 2-bit PLA using two-level logic




**Figure 5.57 General FPGA layout**



**Figure 5.58 Cyclone IV Logic Element (LE)**

(Reproduced with permission from the Altera Cyclone· IV Handbook · 2010 Altera Corporation.)

(A)	(B)	(C)		(X)
<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output
0	0	0	X	0
0	0	1	X	1
0	1	0	X	0
0	1	1	X	0
1	0	0	X	0
1	0	1	X	0
1	1	0	X	1
1	1	1	X	0



(A)	(B)			(Y)
<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output
0	0	X	X	0
0	1	X	X	0
1	0	X	X	1
1	1	X	X	0





Figure 5.59 LE configuration for two functions of up to four inputs each


(J)	(K)	(L)	(M)	(X)	(P)	(Q)	(R)	(X)	(Y)
<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output	<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	1	0	0
0	0	1	1	0	0	0	1	1	0
0	1	0	0	0	0	1	0	0	0
0	1	0	1	0	0	1	0	1	0
0	1	1	0	0	0	1	1	0	0
0	1	1	1	0	0	1	1	1	0
1	0	0	0	0	1	0	0	0	0
1	0	0	1	0	1	0	0	1	0
1	0	1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	1	1	0
1	1	0	0	0	1	1	0	0	0
1	1	0	1	0	1	1	0	1	0
1	1	1	0	0	1	1	1	0	0
1	1	1	1	1	1	1	1	1	1




**Figure 5.60** LE configuration for one function of more than four inputs

$(S_0)$	$(S_1)$			$(S_0')$
<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output
X	X	0	0	1
X	X	0	1	0
X	X	1	0	0
X	X	1	1	0


$(S_1)$	$(S_0)$			$(S_1')$
<i>data 1</i>	<i>data 2</i>	<i>data 3</i>	<i>data 4</i>	LUT output
X	X	0	0	0
X	X	0	1	1
X	X	1	0	0
X	X	1	1	0



**Figure 5.61** LE configuration for FSM with two bits of state



(a)



(b)

Figure 5.62 ROM implementation: (a) dot notation, (b) pseudo-nMOS circuit




Figure 5.63 3 · 3 · 2-bit PLA using pseudo-nMOS circuits






Figure 5.64 Funnel shifter




Figure 5.65 ROM circuits



**Figure M 01**



**Figure M 02**



**Figure M 03**




**Figure M 04**





**Figure M 06**





**UNN Figure 1**