
## Chapter 4

## Hardware Description Languages



**Figure 4.1 Simulation waveforms** 




Figure 4.2 Synthesized circuit




Figure 4.3 inv synthesized circuit




Figure 4.4 gates synthesized circuit




Figure 4.5 and8 synthesized circuit




Figure 4.6 mux2 synthesized circuit




Figure 4.7 mux4 synthesized circuit




Figure 4.8 fulladder synthesized circuit




Figure 4.9 tristate synthesized circuit




Figure 4.10 Example simulation waveforms with delays (from the ModelSim simulator)




Figure 4.11 mux4 synthesized circuit




Figure 4.12 mux2 synthesized circuit




Figure 4.13 mux2\_8 synthesized circuit




Figure 4.14 flop synthesized circuit




Figure 4.15 flopr synthesized circuit (a) asynchronous reset, (b) synchronous reset




Figure 4.16 flopenr synthesized circuit




Figure 4.17 Synchronizer circuit




Figure 4.18 sync synthesized circuit




Figure 4.19 latch synthesized circuit



Figure 4.20 sevenseg synthesized circuit




Figure 4.21 decoder3\_8 synthesized circuit




Figure 4.22 priorityckt synthesized circuit




Figure 4.23 priority\_casez synthesized circuit




Figure 4.24 syncbad synthesized circuit




Figure 4.25 priority\_casez synthesized circuit




Figure 4.26 patternMoore synthesized circuit




Figure 4.27 patternMealy synthesized circuit




Figure 4.28 and 23 synthesized circuit




Figure 4.29 mux4\_12 synthesized circuit





Figure 4.30 andN synthesized circuit



Figure M 01



**UNN Figure 1**