

UHDL (Venilog) LIBRARY IEEE; USE IEEE. STD_LOGIC_1164. ALL; LIBRERIA ENTITY P1 15 PORT (A: IN STD_LOGIC; B: IN STD_LOGIC; CACITUS C, D, E, F, G, H, I, J: OUT STD-LOGIC); DASIGNACIÓN DE PINES END ENTITY; (END PL;) BIT IN TUO INDUT STD-LOGIC = L

bloques flujo de Senales funcional Modulor ARCHITECTURE A_P1 OF BEGIN C Z= NOT A; H<= A NAWD B; D <= NOT B; IL = A KOR B', E <= A 02 B; IK= A XNOR B; F <= A AND B; END A-P1; G <= A NOR B;

