


PRACTICA #1



UHDL (Verilog)

LIBRERIA



ENTIDAD



ARQ.

IN


OUT

INOUT

BIT < 0 1


STD-LOGIC $\begin{matrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \end{matrix}$ $\begin{matrix} - H \\ - L \end{matrix}$

```
LIBRARY IEEE;  
USE IEEE.STD-LOGIC-1164.ALL;  
ENTITY P1 IS  
PORT (A: IN STD-LOGIC;  
      B: IN STD-LOGIC;  
      C, D, E, F, G, H, I, J: OUT STD-LOGIC  
      );  
      ASIGNACIÓN DE PINES  
END ENTITY; (END P1;)
```




ARCHITECTURE A_P1 OF P1 IS
BEGIN

C <= NOT A;
D <= NOT B;
E <= A OR B;
F <= A AND B;
G <= A NOR B;


Asig. --- 

H <= A NAND B;
I <= A XOR B;
J <= A XNOR B;
END A_P1;

LED \rightarrow DIODO



Polarización en directa



polarización en
Inversa

