



LIBRARY IEEE;

USE IEEE.STD-LOGIC-1164.ALL;

ENTITY MUX IS

PORT (A,B: IN STD-LOGIC;

S: IN STD-LOGIC-VECTOR(2 DOWNTO 0);

Z: OUT STD-LOGIC

);

END ENTITY;

ARCHITECTURE A\_MUX OF MUX IS

BEGIN

## ARQ #1

with S SELECT

```
Z <= A OR B   when "000",  
A AND B      when "001",  
A NOR B      when "010",  
A NAND B     when "011",  
A XOR B      when "100",  
A XNOR B     when "101",  
NOT A        when "110",  
NOT B        when others;  
END A-MUX;
```

## ARQ #2

ΕΤΙΦΥΕΤΑ: PROCESS (S)  
BEGIN

CASE S IS

when "000" => Z <= A OR B;  
when "001" => Z <= A AND B;  
when "010" => Z <= A NOR B;  
when "011" => Z <= A NAND B;  
when "100" => Z <= A XOR B;  
when "101" => Z <= A XNOR B;  
when "110" => Z <= NOT A;  
when others => Z <= NOT B;

END CASE; END PROCESS; END A-MUX;

Assign. Dif  
CASE  
IF-LOOP  
FOR-LOOP