CA HW5

b09902004 資工二 郭懷元

5.10

5.10.1

P1:

$$\mathrm{clock\;rate} = \frac{1}{\mathrm{cycle\;time}} = \frac{1}{0.66\times10^{-9}} \approx 1.52\times10^9 = 1.52\;\mathrm{GHz}$$

P2:

$$\mathrm{clock\;rate} = \frac{1}{\mathrm{cycle\;time}} = \frac{1}{0.90\times10^{-9}} \approx 1.11\times10^9 = 1.11\;\mathrm{GHz}$$

5.10.2

P1:

$$egin{aligned} \mathrm{AMAT} &= \mathrm{hit\ time} + \mathrm{miss\ rate} imes \mathrm{miss\ penalty} \\ &= 0.66 + 0.08 imes 70 \mathrm{\ ns} \\ &= 6.26 \mathrm{\ ns} \\ &= \frac{6.26}{0.66} = 9.49 \mathrm{\ cycles} \end{aligned}$$

P2:

$$egin{aligned} \mathrm{AMAT} &= \mathrm{hit\ time} + \mathrm{miss\ rate} imes \mathrm{miss\ penalty} \\ &= 0.90 + 0.06 imes 70 \mathrm{\ ns} \\ &= 5.10 \mathrm{\ ns} \\ &= \frac{5.10}{0.90} = 5.67 \mathrm{\ cycles} \end{aligned}$$

5.10.3

P1's CPI:

P2's CPI:

P1's latency:

$$latency = cycle~time \times CPI = 0.66 \times 4.42 = 2.92~ns$$

P2's latency:

latency = cycle time
$$\times$$
 CPI = $0.90 \times 3.04 = 2.74$ ns

P2 is faster because it has lower latency.

5.10.4

AMAT without L2 cache: 9.49 cycles

AMAT with L2 cache:

$$\begin{aligned} \text{L2 global miss rate} &= \text{L1 miss rate} \times \text{L2 local miss rate} \\ &= 0.08 \times 0.95 \\ &= 0.076 \end{aligned}$$

$$\begin{aligned} \text{AMAT} &= \text{L1 hit time} \\ &+ \text{L1 miss rate} \times \text{L2 hit time} \\ &+ \text{L2 global miss rate} \times \text{miss penalty} \\ &= 0.66 + 0.08 \times 5.62 + 0.076 \times 70 \text{ ns} \\ &= 6.43 \text{ ns} \\ &= \frac{6.43}{0.66} = 9.74 \text{ cycles} \end{aligned}$$

AMAT is worse with L2 cache.

5.10.5

$$ext{CPI} = ext{base CPI} + ext{data mem ins ratio} \times ext{AMAT} \\ = 1.0 + 0.36 \times 9.74 = 4.51$$

5.10.6

Because base CPI and cycle time is the same, we can compare only AMAT.

Let the needed L2 miss rate be r.

$$(0.66+0.08 imes5.62+0.08 imes r imes70)~{
m ns} < 6.26~{
m ns} \ r < rac{6.26-0.66-0.08 imes5.62}{0.08 imes70} \ r < 0.92$$

L2 miss rate needs to be less than 0.92.

5.10.7

P2's latency without L2 cache: 2.74 ns

Let the needed L2 miss rate be r, needed CPI be c.

$$0.66 \times c < 2.74$$

$$c < 4.15$$

$$c = 1.0 + 0.36 imes rac{0.66 + 0.08 imes 5.62 + 0.08 imes r imes 70}{0.66} \ = 1.0 + rac{0.36}{0.66} imes (1.11 + 5.6r) \ < 4.15$$

$$r < rac{(4.15-1.0) imes rac{0.66}{0.36} - 1.11}{5.6} \ r < 0.83$$

L2 miss rate needs to be less than 0.83.

5.16

1. Access 0x123d

0	Tag	TLB	Page table	Physical Page Number	Page fault
	0x1	Miss	Hit	In disk	True

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0xb	12	5
	1	0x7	4	2
	1	0x3	6	4
	1	0x1	13	1

2. Access 0x08b3

0	Tag	TLB	Page table	Physical Page Number	Page fault
	0x0	Miss	Hit	5	False

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0x0	5	1
	1	0x7	4	3
	1	0x3	6	5
	1	0x1	13	2

3. Access 0x365c

0	Tag	TLB	Page table	Physical Page Number	Page fault	
	0x3	Hit	-	6	False	

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0x0	5	2
	1	0x7	4	4
	1	0x3	6	1
	1	0x1	13	3

4. Access 0x871b

0	Tag	TLB	Page table	Physical Page Number	Page fault
	0x8	Miss	Hit	In disk	True

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0x0	5	3
	1	0x8	14	1
	1	0x3	6	2
	1	0x1	13	4

5. Access 0xbee6

0	Tag	TLB	Page table	Physical Page Number	Page fault	
	0xb	Miss	Hit	12	False	

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0x0	5	4
	1	0x8	14	2
	1	0x3	6	3
	1	0xb	12	1

6. Access 0x3140

0	Tag	TLB	Page table	Physical Page Number	Page fault
	0x3	Hit	-	6	False

0	Valid	Tag	Physical Page Number	Time Since Last Access
	1	0x0	5	5
	1	0x8	14	3
	1	0x3	6	1
	1	0xb	12	2

7. Access 0xc049

0	Tag	TLB	Page table	Physical Page Number	Page fault	
	0хс	Miss	Miss	In disk	True	

0	Valid Tag		Physical Page Number	Time Since Last Access	
	1	0хс	15	1	
	1	0x8	14	4	
	1	0x3	6	2	
	1	0xb	12	3	