CS577 - C BASED VLSI DESIGN

ADDURI SAI SRI DATTA - 190101003

GOLI AANANDA VARDHAN - 180101026

KAJAL KHOBRAGADE - 224101028

PATHLAVATH SRIKANTH - 190101060

GYAN RATNA - 224156016

ZIP FILE NAME:


Our Top function was crypto_kem_enc and it is available in the file "kem.c"

Target Device : xc7a200t-fbg676-2

Product Family : artix7

Modifications Made:

1) "PQCgenKAT kem.c" out of all files available, was placed under Testbench and all other files are placed under the source.



2) On synthesizing a warning stating that "Makefile" was skipped and the source file must contain files with extension .c, .cpp, etc. only appeared, so we detached "Makefile" from the source files.

```
WARNING: [HLS 200-40] Skipped source file 'Makefile'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.

INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/verify.c' ...

INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/symmetric-shake.c' ...

INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/symmetric-aes.c' ...

INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/sha512.c' ...

INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/sha256.c' ...

INFO: [HLS 200-10] Analyzing design file '../../../Downloads/kyber768/rng.c' ...
```

3) On synthesizing again, an error stating that test_speed.c attempted to access "kex.h" which is not present, so we removed this file.

4) On synthesizing again, an error stating that speed_print.c attempted to access "kex.h" which is not present, so we removed this file.

```
../../../../../Downloads/kyber768/speed_print.c:5:10: fatal error: 'cpucycles.h' file not found #include "cpucycles.h"

1 error generated.

ERROR: [APCC 202-10] clang compile failed: child process exited abnormally

ERROR: [APCC 202-1] ProcessSources failed

INFO: [APCC 202-3] Tmp directory is apcc_db

ERROR: [APCC 202-1] APCC failed.
```

5) When we tried to synthesize it generated an error stating that it couldn't find the top function. Possible reasons include a typo or static declaration so we comment out #define in kem.h and api.h files.


6) The argument in the crypto_kem_enc were dynamic which led to variable definition of size so we give a static size.

```
int crypto_kem_enc(unsigned char ct[CRYPTO_CIPHERTEXTBYTES],
                  unsigned char ss[CRYPTO_BYTES],
                  const unsigned char pk[CRYPTO_PUBLICKEYBYTES])
 uint8_t buf[2*KYBER_SYMBYTES];
 /* Will contain key, coins */
 uint8_t kr[2*KYBER_SYMBYTES];
 randombytes(buf, KYBER_SYMBYTES);
 /* Don't release system RNG output */
 hash_h(buf, buf, KYBER_SYMBYTES);
 /* Multitarget countermeasure for coins + contributory KEM */
 hash_h(buf+KYBER_SYMBYTES, pk, KYBER_PUBLICKEYBYTES);
 hash_g(kr, buf, 2*KYBER_SYMBYTES);
 /* coins are in kr+KYBER_SYMBYTES */
 indcpa_enc(ct, buf, pk, kr+KYBER_SYMBYTES);
 /* overwrite coins in kr with H(c) */
 hash_h(kr+KYBER_SYMBYTES, ct, KYBER_CIPHERTEXTBYTES);
 /* hash concatenation of pre-k and H(c) to k */
 kdf(ss, kr, 2*KYBER_SYMBYTES);
```

Result of RTL C-Simulation:

```
🛮 kem.c 🔎 kem.h 🔎 api.h 🛝 Synthesis Summary(solution1) 🛝 Co-simulation Report(solution1) 🗎 crypto_kem_enc_csim.log 🗴
 2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
 3 make: 'csim.exe' is up to date.
 4INFO: [SIM 1] CSim done with 0 errors.
 LS ZOO-ISIO] KUNNING. auu_NIIES ../../../DOWNIIOAUS/KYDEN7OO/SYMMERTIC-SNAKE.C
INFO: [HLS 200-10] Adding design file '../../../Downloads/kyber768/symmetric-shake.c' to the project
INFO: [HLS 200-1510] Running: add_files ../../../Downloads/kyber768/symmetric.h
INFO: [HLS 200-10] Adding design file '../../../Downloads/kyber768/symmetric.h' to the project
INFO: [HLS 200-1510] Running: add_files ../../../Downloads/kyber768/verify.c
INFO: [HLS 200-10] Adding design file '../../../Downloads/kyber768/verify.c' to the project
INFO: [HLS 200-1510] Running: add_files ../../../Downloads/kyber768/verify.h
INFO: [HLS 200-10] Adding design file '../../../Downloads/kyber768/verify.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../../Downloads/kyber768/PQCgenKAT_kem.c
INFO: [HLS 200-10] Adding test bench file '../../../Downloads/kyber768/PQCgenKAT_kem.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado
INFO: [HLS 200-10] Opening solution 'C:/Users/srida/AppData/Roaming/Xilinx/Vitis/VLSI_Project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default
INFO: [HLS 200-1510] Running: source ./VLSI_Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet
Running Dispatch Server on port: 51127
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-111] Finished Command csim design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.92 seconds; peak allocated memory: 94.258 MB.
Finished C simulation.
```

Result of RTL C-Synthesis:



Result of RTL Co-Simulation:

