Innovus

Speaker: Chun-Sheng Cheng

Instructor: Lih-Yih Chiou


Date: 2022.11.09

Outline

- Introduction
- Import design
- Floorplan
- Powerplan
- Clock Tree Synthesis
- Routing
- DRC / LVS / Antenna
- Save / Export Files
- Report Design
- Reference

Introduction

- Innovus, successor of SoC Encounter, which developed by Cadence, is an Automatic Placement & Routing (APR) tool.
- With this tool, you can export the synthesized gate level netlist to the GDS layout.
 - >GDS: Graphic Design System, a database file format for IC layout



Open GUI

- [innovus/build] \$ innovus Do not use &
- [innovus] \$ make innovus
 - In this exercise & homework

```
N26094728]$ make innovus
maxpend=1
mkdir -p ./build
cd ./build; \
innovus
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
                v18.11-s100 1, built Mon Sep 17 18:39:52 PDT 2018
Version:
Options:
Date:
                Wed Sep 29 17:03:51 2021
               LPHP3 (x86 64 w/Linux 3.10.0-1062.4.1.el7.x86 64) (16cores*64cpus*Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz 22528KB)
Host:
                CentOS Linux release 7.7.1908 (Core)
0S:
License:
                        Innovus Implementation System 18.1
                invs
                                                                checkout succeeded
                8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_223879_LPHP3_eric109_T5fm7A.
Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
**INFO: MMMC transition support version v31-84
innovus 1>
```

Import design

Set the design constraints


- Uniquify instantiated cell types
 - Let the multiple modules have different name, which means each module is different.
 - For example, there are 2 SRAM modules, but they are different. If we don't uniquify the modules, the process will stop and have errors.


```
innovus 1> set init_design_uniquify 1
1
```

Prevent tool from adding any new assign statements to the Verilog netlist

```
innovus 2> set init_no_new_assigns 1
1
```

Import Design





Default.globals

- Design setup, including the design node LEF file and the MMMC view file.
 - LEF file: Physical library, including process technology and APR technology

```
set ::TimeLib::tsgMarkCellLatchConstructFlag 1$
 set conf qxconf file {NULL}$
 set conf qxlib file {NULL}$
 set defHierChar {/}$
set distributed client message echo {1}$
set distributed mmmc_disable_reports_auto_redirection {0}$
                                                                                               LEF File
set eco post client restore command {update timing ; write eco opt db ;}$
set enc enable print mode command reset options 1$
 set init_design_uniquify 1$
set init and net {GND}$
set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6 V55 20ka cic.lef$
                    /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/BONDPAD.lef$
                    /usr/cad/CBDK/CBDK018 UMC Faraday v1.0/CIC/SOCE/lef/fsa0m a generic core.lef$
                    /usr/cad/CBDK/CBDK018 UMC Faraday v1.0/CIC/SOCE/lef/fsa0m a t33 generic io.lef$
                    ../sim/SRAM/SRAM.lef ../sim/data array/data array.lef ../sim/tag array/tag array.lef$
                    /usr/cad/CBDK/CBDK018 UMC Faraday v1.0/CIC/SOCE/lef/FSAOM A GENERIC CORE ANT V55.lef$
                    /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_T<mark>3</mark>3_GENERIC_IO_ANT_V55.lef
set init_mmmc_file {../script/MMMC.view}$ 👞
set init_pwr_net {VCC}$
                                                         MMMC View
 set init top cell {top}$
set init_verilog {../syn/top_syn.v}$
 set latch time borrow mode max borrows
 set pegDefaultResScaleFactor 1$
 set pegDetailResScaleFactor 1$
 set report_inactive_arcs_format {from to when arc_type sense reason}$
 set soft stack size limit {56}$
 set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}$
```


MMMC View


- MMMC: Multi-Mode Multi Corner
 - Using different constraints to optimize the design
 - Timing libraries(Max, Min, Typical)
 - Capacitance Table

```
View Definition File$ / Capacitance table
create_rc_corner -name RC -cap_table (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl} -preRoute_res {1.0} -preR
oute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_xcap
oute clkres {0.0} -postRoute clkcap {0.0}$
                                                      fferent timing library(Max, Min, Typical
create_library_set -name lib_max timing {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0<mark>/</mark>CIC/SOCE/lib/fsa0m_a_generic_core_ss1p62v125c.lib
../sim/SRAM/SRAM_WC.lib ../sim/data_array/data_array_WC.lib ../sim/tag_array/tag_array_WC.lib} -si {/usr/cad/CBDK/CBDK018_UMC_Farad
ay_v1.0/CIC/SOCE/celtic/u18_ss.cdb}$
create_library_set -name_lib_min -timing {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0<mark>/</mark>CIC/SOCE/lib/fsa0m_a_generic_core_ff1p98vm40c.lib ../sim/SRAM/SRAM_BC.lib ../sim/data_array/data_array_BC.lib ../sim/tag_array/tag_array_BC.lib} -si {/usr/cad/CBDK/CBDK018_UMC_Farad
ay_v1.0/CIC/SOCE/celtic/u18 ff.cdb}$
create_library_set -name lib_typ -timing {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lib/fsa0m_a_generic_core_ttlp8v25c.lib
/sim/SRAM/SRAM TC.lib ../sim/data array/data array TC.lib ../sim/tag array/tag array TC.lib} -si {/usr/cad/CBDK/CBDK018 UMC Faraday
v1.0/CIC/SOCE/celtic/u18 tt.cdb}$
create constraint mode -name CM -sdc files {../script/APR.sdc}
                                                                                             onstraint
                                                                                              Combine timing & RC table to create delay corner
create delay corner -name DC max -library set {lib max} -rc corner {RC}$
create_delay_corner -name DC_min -library_set {lib_min} -rc_corner {RC}$
create_delay_corner -name DC_typ -library_set {lib_typ} -rc_corner {RC}$
create analysis view -name AV max -constraint mode {CM} -delay corner {DC max}$
create_analysis_view -name AV_min -constraint_mode {CM} -delay_corner {DC_min}$
create analysis view -name AV typ -constraint_mode {CM} -delay_corner {DC_typ}$
set analysis view -setup {AV max AV typ} -hold {AV min}$
```


Set different analysis view for different timing issues

IO Pins(1/2)






IO Pins(2/2)



Floorplan

Place the macro

First Floorplan View



Purpose and Set environment

- Purposes
 - ➤IO Pads locations, Power pads number and location
 - Macro placement, such as memory
 - Placement & Routing blockage
- Set environment
 - Remove assign statements from the Verilog
 - innovus 3> remove_assigns
 - >Set process mode

innovus 4> setDesignMode -process 180

Connect Global Nets

1.

Power Place ECO Clock R

Connect Global Nets...

Multiple Supply Voltage

Power Planning

Power Analysis

Rail Analysis

Package

Report


Global Net Connections × Connection List Power Ground Connection VCC:PIN:*.VCC:AII Connect GND:PIN:*.GND:AII Pin Tie High Tie Low Instance Basename: * Pin Name(s): VCC Net Basename: Scope Single Instance: Under Module: Under Power Domain: lly: 0.0 urx: 0.0 ury: 0.0 Under Region: Ilx: 0.0 Apply All To Global Net: VCC Override prior connection Verbose Output Add to List Update Delete 10. Cancel Check Reset Help

Repeat Step 3. -> 7.


First: VCC

Second: GND

Specify Floorplan





$$Core utilization = \frac{std cell + macro cell}{core area}$$



Plan Design(1/4)


1.






Plan Design(2/4)

- If the first-time placement is not what you prefer to be, you can use the "Incremental" option to re-allocate the location of macros based on the current placement
- With few times of incremental placement, the placement will be fix.




Plan Design(3/4)

- Tips for macro placement
 - Place macros around chip periphery
 - Consider connections to fixed cells
 - Orient macros to minimize distance between pins
 - Reserve space for power grid and signal routing and possible buffer insertion
 - Keep edges pf macros aligned if possible




Plan Design(4/4)

Floorplan -> Floorplan Toolbox



- All kinds of tools
 - Shift
 - Spacing
 - Alignment
 - Rotation






Click the icon in Toolbox


Add Halo

- Blockage is used to avoid unwanted wire in certain area
- Halo is the blockage for blocks such as memory
- Two types of Halo
 - Placement Halo
 - Prevent the placement of blocks and standard cells in order to reduce the congestion around blocks
 - Routing Halo
 - Reduce the possibility of long wire routing closed to the blocks
 - Long wire has higher cost and has DRC violations if too close to the blocks.

Add Placement Halo (1/2)

1.







Add Placement Halo (1/2)


Click redraw icon





Add Routing Halo (1/2)






Add Routing Halo (2/2)

Click redraw icon






Powerplan


Place the power wires for all kinds of cells/blocks


Power wire


- There are many types of power wire for different objectives.
- Core Ring
 - Power ring supply power from IO Pad for the core
- Block Ring
 - Power ring supply power from Core ring for the block
- Block Pins
 - Connect the block ring to the core ring
- Power Stripe
 - Additional power wires (same metal as ring) to reduce the IR drop
- Follow Pins
 - The power wires for standard cells

Create Core Ring(1/2)











Create Block Ring (1/2)



Create Block Ring (2/2)




Low Power High Performance VLSI Design Lab


Connect Block Pins (1/2)


1.






Connect Block Pins (2/2)







Create Power Stripe (1/3)

1.





Create Power Stripe (2/3)




Create Power Stripe (3/3)

Repeat Step 5. -> 14.


First: metal 4 / Vertical


• Second: metal 5 / Horizontal




Connect Follow Pins (1/2)


1.





Connect Follow Pins (2/2)







Verify DRC

1.








Verify Connectivity

1.



****** End: VERIFY CONNECTIVITY *******
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.5 MEM: 10.723M)



Placement

Place the standard cell

Place Standard Cells

Placement + pre-CTS Optimization


```
innovus 10> place_opt_design
```


Check timing report

```
Setup mode
                                                    default
                     all
                              reg2reg |
                                         in2reg
                    0.001
                               0.001
                                          3.791
                                                     0.000
       WNS (ns):
       TNS (ns):
                    0.000
                               0.000
                                          0.000
                                                     0.000
Violating Paths: |
                      0
                                 0
                                                       0
                    4010
      All Paths: |
                               2292
                                          1818
```

Optimize Design (Optional)

1.





Clock Tree Synthesis

Create the clock tree which is the most important in the design

CCOpt

- Clock Concurrent Optimization
 - Create the clock tree and optimize the design at the same time


```
innovus 3> source ../script/ccopt.tcl
```

- Two steps
 - CCOpt design
 - Setup & hold time optimization


```
Runtime Summary
Clock Runtime:
                (63%) Core CTS
                                         7.53 (Init 5.61, Construction 1.45, Implementation 0.11, eGRPC 0.16, PostConditioning 0.04, Other 0.16)
Clock Runtime: (31%) CTS services
                                         3.73 (RefinePlace 0.44, EarlyGlobalClock 0.60, NanoRoute 2.40, ExtractRC 0.26, TimingAnalysis 0.03)
                                        0.68 (Init 0.36, CongRepair 0.31)
Clock Runtime:
               (5%) Other CTS
                                        11.93
Clock Runtime: (100%) Total
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025): No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Summary of all messages that are not suppressed in this session:
Severity ID
                          Count Summary
WARNING
                              5 The process node is not set. Use the com...
         IMPEXT-3530
WARNING
         IMPESI-3086
                              1 The cell '%s' does not have characterize...
WARNING
         IMPSP-9025
                               1 No scan chain specified/traced.
WARNING IMPCCOPT-1361
                                 Routing configuration for %s nets in clo...
                            1 Net %s is not completely connected after...
WARNING IMPCCOPT-2015
                              2 %s will not update I/O latencies for the...
                              1 Option "%s" for command %s is obsolete a...
*** Message Summary: 13 warning(s), 1 error(s)
```

ERROR IMPCCOPT-5054 can be ignored

Report Timing - Setup




Setup	mode	all	-+ reg2reg	default
•	WNS (ns): TNS (ns): ing Paths: All Paths:	0	1.754 0.000 0 67	1.155 0.000 0 100




If worst negative slacks (WNS) < 0, you need to optimize design


Optimize Design – Setup (Optional)

1.







Report Timing - Hold



Display Noise Net...








If worst negative slacks (WNS) < 0, you need to optimize design

Optimize Design - Hold (Optional)

1.









Add Tie Hi/Lo Cells

1.






- Tiehi/Tielo cell connect tiehi/tielo net to supply voltage or ground with resister
- Tiehi/Tielo cell is added for ESD protection


Routing

Adding wires to connect the whole design

Route



- Optimize Via
 - Add via for yield issue
- Optimize Wire
 - Some wires can use same metal in different direction
- Antenna
 - Fix antenna effect
- SI Driven
 - Prevent signal integrity



Specify Analysis Mode

Tools Windows Flows Help

Design Browser...

Set Mode

Set Global Variable...

✓ Violation Browser...

Layout Viewer...

Cell Viewer...

Schematic Viewer...


Set Interactive ECO Mode...

Set Interactive ECO Mode...


7.

innovus 15> setDelayCalMode -SIAware true

CPPR: Clock Path Pessimism Removal




Report Timing (Setup)



Setup	mode	all	-+ reg2reg	default
	WNS (ns):	0.719	1.515	0.719
	TNS (ns):	0.000	0.000	0.000
	ing Paths:	0	0	0
	All Paths:	116	67	100


If worst negative slacks (WNS) < 0, you need to optimize design



Optimize Design (Setup)

1.





Report Timing (Hold)





Create Black Box...

Display Timing Map...

Display Noise Net...


Write SDF...







Optimize Design (Hold)

1.





Add Core Filler



- Fill the empty space of the layout
- Connect the NWELL/PWELL layer in core rows

DRC / LVS / Antenna

Check the design

Verify DRC

- Design Rule Check
 - Check if the layout violate the foundry constraint or not.
 - Including
 - Minimum Width
 - Minimum Spacing
 - Short
 - and other characteristics

1.






```
VERIFY DRC ..... Thread : 7 finished.
VERIFY DRC ..... Sub-Area: {2830.080 2830.080 3073.230 3069.360} 144 of 144 Thread : 4
VERIFY DRC ..... Sub-Area: {257.280 2830.080 514.560 3069.360} 134 of 144 Thread : 0
VERIFY DRC ..... Thread : 4 finished.
VERIFY DRC .... Sub-Area: {1029.120 2830.080 1286.400 3069.360} 137 of 144 Thread : 6
VERIFY DRC .... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 114 of 144 Thread : 3
VERIFY DRC ..... Thread : 6 finished.
VERIFY DRC ..... Sub-Area: {1543.680 2830.080 1800.960 3069.360} 139 of 144 Thread : 2
VERIFY DRC ..... Thread : 2 finished.

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:00.2 ELAPSED TIME: 0.00 MEM: 42.0M) ***
innovus 7> [
```

Verify Connectivity (LVS)


- Layout versus Schematic
 - Check if the layout is same as the netlist



******* End: VERIFY CONNECTIVITY *******

Verification Complete : 0 Viols. 0 Wrngs.

(CPU Time: 0:00:01.9 MEM: 58.309M)




Verify Process Antenna

Process Antenna

Verify DRC...


Check if the layout has antenna effect or not



START VERIFY ANTENNA ******* Report File: top.antenna.rpt LEF Macro File: top.antenna.lef 5000 nets processed: 0 violations 10000 nets processed: 0 violations Verification Complete: 0 Violations ***** DONE VERIFY ANTENNA ****** (CPU Time: 0:00:01.4 MEM: 0.305M)


Check violations

- Make sure at least the LVS has no error
 - Affect the functionality of the circuit
- Other violations can use the Violation Browser to check.
 - Or double click the cross icon in physical view.




Floorplan View

- The location of hard macro
- The layout of power wiress




Amoeba View

- The distribution of soft modules
- Soft module
 - Composed by standard cells
 - For example, CPU is the soft module in our design.



Physical View

- All the wires and modules
 - Hard macro Memory
 - Soft module standard cells
 - Metal
 - Via




Save / Export Files

Saving the netlist, SDF file and the GDS file


Save Netlist


View Edit Partition Floorplan Power Plan mport Design... Restore Design... ECO Design... ■ Save Design... (F2) Create OA Library... Load Partition... 2. Check Design... Floorplan... Report I/O File... Place... 3. Recent Actions Netlist... Exit Testcase... DEF... PDEF... Timing Budget... GDS/OASIS...



Save SDF File


1.






Save GDS File

1.






Or use: (This one is better!!!)

innovus 4> source ../script/savegds.tcl

Save Design

1.






- You can save the design after each stage in case of the Innovus suddenly break down.
- Remember to change the saving directory in case that you make clean to remove the build directory.

Cancel

Restore Design




Files of type: All Files (*)

Area

```
innovus 3> analyzeFloorplan
**WARN: (IMPAFPU-9006): Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesi
+ create ps per micron model + timeDesign -proto + load timing debug report -proto' to analyze
 for the floorplan.
**WARN: (IMPTR-9997): The getTrialRouteMode command is obsolete and should not be used anymo
 this release but will be removed in a future release. You should change to use getRouteMode
rlyGlobalRoute which is the replacement tool for trialRoute.
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Average module density = 1.000.
Density for the design = 1.000.
      = stdcell area 1032210 sites (3225450 um^2) / alloc area 1032210 sites (3225450 um^2).
Pin Density = 0.02635.
           = total # of pins 80400 / total area 3051432.
Die Area(um^2)
                            : 9976236.48
  Core Area(um^2)
                       : 9535114.71
    Chip Density (Counting Std Cells and MACROs and IOs): 93.066%
    Core Density (Counting Std Cells and MACROs): 97.372%
    Average utilization
                            : 100.000%
    Number of instance(s)
                            : 62064
    Number of Macro(s)
    Number of IO Pin(s)
                            : 167
    Number of Power Domain(s) : 0
                  ***** Estimation Results ******
```

 After analyzeFloorplan command, the layout will be destroyed, so remember saving the design before using this command.

Power(1/2)



Power(2/2)

```
Total Power: 189.64096161 90.8694%
Total Switching Power: 17.75457229 8.5074%
Total Leakage Power: 1.30072671 0.6233%
Total Power: 208.69625843 mW

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1200.39MB/2225.98MB/1200.39MB)
```

Reference

- CIC Training Manual Cell-Based IC Physical Design and Verification with Innovus, January 2021
- Training Course of SoC Encounter (http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/soc)
- Cell-Based IC Physical Design and Verification SoC Encounter (http://mspic.ee.nchu.edu.tw/class_course/university/97_VLSI-design/handout/4-1.Soc_Encounter.pdf)
- Cadence Help

Thanks for your participation and attendance!!