

PHPLAB Si Design LAB

Outline

- Introduction of ABVIP for AXI
- ☐ ABVIP Tool Guide





Outline

- Introduction of ABVIP for AXI
- ☐ ABVIP Tool Guide









Introduction of ABVIP for AXI

- Assertion-Based Verification Intellectual Property (ABVIP) consists of libraries for verifying the compliance of DUT to a given standard protocol.
- Can be used to automatically constrain inputs and target outputs of standard bus interfaces using built-in protocol properties.
- Consist of RTL written in SystemVerilog and assertions written in SVA.
- You won't need to manually write properties!









Introduction of ABVIP for AXI


- In formal verification, the ABVIP acts as an active agent or as a passive agent.
 - Active Agent Use model: Constrain interface to act as virtual master(s) or slave(s) to verify Slave DUV or Master DUV respectively. For bridge or interconnect verification, multiple ABVIP instances can be used to constrain input interface signals to act as virtual slave(s) and master(s) to verify Bridge DUV.
 - Passive Agent Use model: Check for protocol errors.
 - Do extensive coverage measurements.





Slave DUV

- ABVIP act as a virtual master, which provides the correct AXI constraints on slave inputs.
- ABVIP provides the required AXI assertions on slave outputs to verify the functionality of Slave DUV.








Master DUV


- ABVIP act as a virtual slave, which provides the correct AXI constraints on master inputs.
- ABVIP provides the required AXI assertions on master outputs to verify the functionality of Master DUV.





Bridge DUV

- ABVIP act as virtual slaves and masters, which provides the correct AXI constraints on bridge inputs.
- ABVIP provides the required AXI assertions on bridge outputs to verify the functionality of Bridge DUV.
- The configuration can be cascaded adding to the interconnection.





Outline


- Introduction of ABVIP for AXI
- ABVIP Tool Guide





ABVIP Tool Guide

- You should bind your design in
 - vip/bridge_duv/top.v
 - vip/master_duv/top.v
 - vip/slave_duv/top.v




□ Run %make vip_b/vip_m/vip_s

/N26084969 % make vip_s


Run script




LPHPLME VLSI Design LAB












LPHPLMB VLSI Design LAB







Thanks for your participation and attendance!

