N26F300 VLSI SYSTEM DESIGN (GRADUATE LEVEL)

Bus Interface

- □ Processor
- □ Custom processor GCD example
- Peripherals
- Interfacing via bus

[Material partly adapted from Embedded System Design by F. Vahid & T. Givargis]

3

Interfacing


Bus Overview

AHB Bus

AXI Bus


A simple bus

- Wires:
 - Uni-directional or bi-directional
 - One line may represent multiple wires
- □ Bus
 - Set of wires with a single function
 - Address bus, data bus
 - Or, entire collection of wires
 - Address, data and control
 - Associated protocol: rules for communication




Ports

- Conducting device on periphery
- Connects bus to processor or memory
- Often referred to as a pin
 - Actual pins on periphery of IC package that plug into socket on printed-circuit board
 - Sometimes metallic balls instead of pins
 - Today, metal "pads" connecting processors and memories within single IC
- Single wire or set of wires with single function
 - E.g., 12-wire address port




Timing Diagrams

- Most common method for describing a communication protocol
- \Box Time proceeds to the right on x-axis
- Control signal: low or high
 - May be active low (e.g., go', /go, or go_L)
 - Use terms assert (active) and deassert
 - Asserting go' means go=0
- Data signal: not valid or valid
- Protocol may have subprotocols
 - Called bus cycle, e.g., read and write
 - Each may be several clock cycles
- Read example
 - rd'/wr set low,address placed on addr for at least t_{setup} time before enable asserted, enable triggers memory to place data on data wires by time t_{read}




Basic protocol concepts

- Actor: master initiates, servant (slave) respond
- Direction: sender, receiver
- Addresses: special kind of data
 - Specifies a location in memory, a peripheral, or a register within a peripheral
- Time multiplexing
 - Share a single set of wires for multiple pieces of data
 - Saves wires at expense of time




Basic protocol concepts: control methods

8



- 1. Master asserts *req* to receive data
- 2. Servant puts data on bus within time t_{access}
- 3. Master receives data and deasserts req
- 4. Servant ready for next request




- 1. Master asserts *req* to receive data
- 2. Servant puts data on bus **and asserts** *ack*
- 3. Master receives data and deasserts req
- 4. Servant ready for next request

Strobe protocol


Handshake protocol


NCKU EE LY Chiou

A strobe/handshake compromise



wait ack





- 1. Master asserts reg to receive data
- 2. Servant puts data on bus within time t_{access} (wait line is unused)
- 3. Master receives data and deasserts req
- 4. Servant ready for next request
- 164
- 3. Servant puts data on bus and deasserts wait4. Master receives data and deasserts req

2. Servant can't put data within **t**_{access}, **asserts**

5. Servant ready for next request

1. Master asserts *req* to receive data

Slow-response case

Fast-response case

AHB Master Behavioral Model

Bus protocol

AMBA

AHB characteristics and infrastructure

Control signals

Ref:


- -- AMBA 2.0
- -- 簡弘倫, "Verilog 晶片設計," 文魁資訊, 2005

Bus Protocols

- Specification of signals, timing, and sequencing of bus operations
 - Allows independent design of components
 - Ensures interoperability
- Standard bus protocols
 - □ PCI, VXI, ...
 - For connecting boards in a system
 - AMBA (ARM), CoreConnect (IBM), Wishbone (Open Cores)
 - For connecting blocks within a chip

AMBA

- Advanced High-performance Bus(AHB)
- Advanced System Bus(ASB)
- Advanced Peripheral Bus




LY Chiou

AHB characteristic

- □ Single cycle edge operation
- □ Non-tristate implementation
- □ Burst transfers
- □ Split transactions
- □ Single cycle bus master handover
- □ Wider data bus configurations(64/128bit)

AHB Simple framework




Master to Slave Multiplexor


Slave to Master Multiplexor

NCKU EE
LY Chiou


AHB Bus Interconnection




Basic Transfer (no wait state)




Basic Transfer (wait state)



Multiple Transfer



Master---Transfer Type



IDLE: Master has no data to transfer,而Slave會在data phase回應OKAY(response signal)


BUSY: Master無法準備好資料在下一個週期傳送,則Master發出BUSY訊號來延遲這筆資料的傳送,而Slave會在data phase回應OKAY(response signal)

NONSEQ: 表目前transfer的address/control signal和前週期被傳送的資料無關

SEQ:表目前transfer的address/control signal和前週期被傳送的資料相關) (用於Burst transfer)

NCKU EE LY Chiou

Transfer type example



HSIZE Operation

HSIZE[2:0]	SIZE (bit)
000	8
001	16
010	32
011	64
100	128
101	256
110	512
111	1024

Burst Operation


HBURST[2:0)] Type	Sample(HSIZE=4byte)
000	SINGLE	0x48
001	INCR	0x48,0x4c,0x50,
010	WRAP4	0x48, 0x4c,0x40,0x44
011	INCR4	0x48, 0x4c,0x50,0x54
100	WRAP8	
101	INCR8	
110	WRAP16	
111	INCR16	
0x40 0x	x41	0x4F 0x51 0x5F

Increase (INCR): 將前一筆的資料位址加上HSIZE的大小即為下一筆資料的位址WRAP: wrapping burst將memory切割成某固定大小的一個個memory boundary,當transfer address要跨越此boundary時,下一筆transfer address會繞回原之boundary的起點


VLSI System Design

LY Chiou

Burst Operation example




Burst Operation example



Undefined-length burst

LY Chiou

Master---Others




HBUSREQx: Master傳給Arbiter的編號

HWRITE: Write/Read (1/0)


HLOCKx:要求完全的匯流排使用權

NCKU EE LY Chiou

Address decoding




Slave --- transfer response




HREADY: extend transfer, end HRESP: Slave結束時的status


RETRY









Arbiter




Bus master grant signals



Arbiter --- Grant access with no wait state



Arbiter --- Grant access with wait state



Timing Control in Procedural Blocks

- Three types of timing controls.
 - Simple Delay
 - #10 rega = regb;
 - \blacksquare #(cycle/2) clk = \sim clk; //cycle is declared as parameter
 - Edge-Trigger Timing Control
 - (r or q) rega = regb; // controlled by "r" or "q"
 - @(posedge clk) rega = regb; // controlled by positive edge
 - (negedge clk) rega = regb; // controlled by negative edge
 - Level-Triggered Timing Control
 - wait (!enable) rega = regb; // will wait until enable=0

Timing Control in Procedural Blocks

(continued)

```
always wait(set)
Begin @(posedge clk)
     #3 q = 1;
     #10 q = 0;
     wait(!set);
end
   0
      10
                30
                         50
                                  70
                                            90
                                                     110
clk
set
                       48
                                                 103
                                            93
                                                     NCKU EE
```

Read Task and Write Task

- Read
 - parameters: haddr, hsize, hburst
- Read(32'h48, `Hsize_Word, `Hburst_WRAP4)
 - address is 48, in word, burst by WRAP4
- Read(32'h64, `Hsize_Word, `Hburst_INCR8)
 - address is 48, in word, burst by INCR8

- □ Write
 - parameters: haddr, hsize, hburst, wdata
- - address is 48, in word, burst by WRAP4