

Outline

- Generate memory
- Adapt memory to cell library
- □ .lib to .db
- ☐ .lef to .gds
- ☐ File list



Generate memory

- There are many kinds of format Memory Compiler can generate.
- In this course, we need
 - → Datasheet(.ds)
 - → Verilog model(.v)
 - → Synopsys liberty model(.lib)
 - → Cadence LEF model(.lef)
 - → GDSII layout model(.gds)
 - Use another tool




Figure 2-1. Memaker Input/Output Relationship



Generate memory

Take data array as an example

□ \$memaker UMC L180 MM/RFCMOS(FSA0M) Memory Compiler: 200901.2.1 [Linux x86 64] Tool Help ** FARADAY UMC 0.18um Logic Mix-mode/RFCMOS Process Express | Smart Available compilers Choose single port SRAM Memory Type: FSAOM_A_SU (Sync. High Speed SPRAM) Word Write Byte Write Scene Output Loading(pF) Choose Byte alignment Data Input Slew(ns) 0.5 Be aware of the shape of SRAM Words(64~65536) CK Input Slew(ns) 0.5 It affects the floorplan in APR Bits/Byte(1~128) Power ring width(um) 2 Design the size Bytes (1~16) Inst Name | data_array Block Mux /array3/m109/eric109/Cour: ... Front-end models Back-end models Datasheet Verilog Model Select the file type to Spice Netlist 📕 Synopsys Model generate ⊿ Mentor Fastscan Model ■ Mentor MBIST Model ⊒ TetraMAX ATPG Model ⊒ Novas Verdi MDT Model Generate!!! Select: All None Invert Generate

Adapt memory to cell library

- \$ chmod +x U18MemakerLEF.sh
- \$./U18MemakerLEF.sh data_array.lef
 - → Replace the naming rule of LEF file to synchronize with U18 Library

```
SHAPE ABUTMENT;
                                                  LAYER metal1
    PORT
                                               54 +-- 12 lines: TYPE ROUTING ;-
50
     LAYER ME4 :
                                               66 END metal1
     RECT 1886.780 129.700 1887.900 132.940
                                               67
                                               68 LAYER via
     LAYER ME3 :
                                               69 +-- 2 lines: TYPE CUT ;----
52
     RECT 886 780 129.700 1887.900 132.940
53
                                               71 END via
                                               72
     LAYER ME2;
                                               73 LAYER metal2
54
     RECT 886 780 129.700 1887.900 132.940
                                               74 +-- 13 lines: TYPE ROUTING ;----
                                               87 END metal2
     LAYER ME1;
                                               88
56
     RECT 1886.780 129.700 1887.900 132.940
                                               89 LAYER via2
                                               90 +-- 2 lines: TYPE CUT ;----
   END
                                               92 END via2
58
    PORT
                                               93
                                                  LAYER metal3
60
     LAYER ME4;
     RECT 1886.780 121.860 1887.900 125.100
                                               95
                                                    ! TYPE ROUTING ;
                                                      WIDTH 0.280;
                                               96
                                                      SPACING 0.280;
     LAYER ME3 ;
                                             <CIC/SOCE/lef/header6 V55 20ka cic.lef
         /data array.lef
```

.lib to .db

- \$ lc_shell
- Ic_shell> read_lib data_array_BC.lib
- Ic_shell> write_lib data_array _BC -format db -output data_array_BC.db
- Repeat for BC/TC/WC corner
- Ic_shell is a tool provided by Synopsys
 - → It transforms the timing file from .lib(ASCII format) into .db (Binary format).
 - The .db is more rapidly ready by the Synopsys tool than the .lib file



.lef to .gds

- ☐ Since the Memory Compiler didn't provide the GDSII layout file, we need to translate the LEF file into GDSII layout file.
- Remember to adapt the LEF file first (Page5)
- \$perl lef2gds_v1.pl data_array.lef

```
[eric109@LPHP3 Mem]$ perl lef2gds_v1.pl data_array.lef
== Read techfile lef2gds_U18.tech ==
== Read lef data_array.lef ==
Cell: data_array
[eric109@LPHP3 Mem]$ [
```



File list

- .ds Datasheet
- .lef Physical Layout File
- □ .v − Verilog File
 - → Gate level file
 - → The behavior model can be modified from SRAM module provided in previous homework according to the specification you design.
- .lib Library timing File (ASCII format)
 - → Including BC/TC/WC
- .db Library timing File (Binary format)
 - → Including BC/TC/WC
- .gds GDSII Layout File

