

# Explanation of Final Project Testbench by TAs

Advisor: Lih-Yih Chiou

Date: 2022/12/28

---

# Outline


VLSI System Design  
(Graduate Level)  
Fall 2022

- System
- Verification
- Simulation Commands

# System

# Basic System Architecture

VLSI System Design  
(Graduate Level)  
Fall 2022



**Table 1-1 : Slave configuration**

NAME	Number	Start address	End address
ROM	Slave 0	0x0000_0000	0x0000_3FFF
IM	Slave 1	0x0001_0000	0x0001_FFFF
DM	Slave 2	0x0002_0000	0x0002_FFFF
sensor_ctrl	Slave 3	0x1000_0000	0x1000_03FF
DRAM	Slave 4	0x2000_0000	0x207F_FFFF

- You should design all slave wrappers !!
- You can redesign memory size or add new slave devices
  - For SRAM, using the Memory Compiler
  - For ROM & DRAM, modifying the RTL code
- Remember to modify
  - The **memory configuration** in the **link.ld** for each program
  - The synthesize/APR related files if extra memory modules are used.

# Sensor Controller (1/2)

- ▶ Sensor generates a new data every 1024 cycles
- ▶ Sensor controller stores data to its local memory
- ▶ When local memory is full (64 data), sensor controller will stop requesting data (`sensor_en = 0`) and assert interrupt (`stcrl_interrupt = 1`)
- ▶ CPU load data from sensor controller and store it to DM
- ▶ Write non-zero value in `0x1000_0100` or `0x1000_0200` to enable `stcrl_en` or `stcrl_clear`

Address	Mapping
0x1000_0300 – 0x1000_03FF	mem[0] – mem[63]
0x1000_0100	stcrl_en
0x1000_0200	stcrl_clear

# Sensor Controller (2/2)

- Any access from address 0x1000\_0000 to 0x1000\_03FF should be **uncacheable**, which means that D-cache should pass data between CPU and CPU wrapper without writing it into cache memory.
- Add following code in L1C\_data.sv and use this logic to decide whether to write valid bit, tag array, and data array in L1C\_data when read miss.

```
logic cacheable;  
always_comb cacheable = (core_addr[31:16] != 16'h1000);
```

# Testbench

⌘Attention

All kinds of testbench will be tested, including those your own APs

VLSI System Design  
(Graduate Level)  
Fall 2022

## Testbench provided by TA

- This set of testbenches is provided to verify your Final Project system, and the following Verification and Simulation are all about this.

## Testbench provided by yourself

- This is the testbench required by each group to display its Final Project and must be designed by each group.
- To verify the testbench, you should modify the **Makefile** with adding new command options(rtl/syn/pr).

```
81 syn0: | $(bld_dir)$
82 >.@if [ $$ (echo $(CYCLE) '>' 20.0 | bc -l) -eq 1 ]; then \
83 >.>.echo "Cycle time shouldn't exceed 20"; \
84 >.>.exit 1; \
85 >.fi; \
86 >.make -C $(sim_dir)/prog0/; \
87 >.cd $(bld_dir); \
88 >.irun $(root_dir)/$(sim_dir)/top_tb.sv \
89 >.-sdf_file $(root_dir)/$(syn_dir)/top_syn.sdf \
90 >.+incdir+$(root_dir)/$(syn_dir)+$(root_dir)/$(inc_dir)+$(root_dir)/$(sim_dir) \
91 >.+define+SYN+prog0$(FSDB_DEF) \
92 >.-define CYCLE=$(CYCLE) \
93 >.-define MAX=$(MAX) \
94 >.+access+r \
95 >.+ncmaxdelays \
96 >.+prog_path=$(root_dir)/$(sim_dir)/prog0$
```

Remember to add "+ncmaxdelays" for syn/pr simulation



## ► Prog0

- Booting + Testing 45 instructions (Provided by TA)

## ► Prog1

- Booting + Interrupt mechanism verification(Sensor controller)


## ▶ Booting

- ▶ The booting program is stored in ROM
- ▶ Moves data from DRAM to IM and DM

```
extern unsigned int  _dram_i_start;  
extern unsigned int  _dram_i_end;  
extern unsigned int  _imem_start;  
  
extern unsigned int  __sdata_start;  
extern unsigned int  __sdata_end;  
extern unsigned int  __sdata_paddr_start;  
  
extern unsigned int  __data_start;  
extern unsigned int  __data_end;  
extern unsigned int  __data_paddr_start;
```


# Verification (3/6)

- `_dram_i_start` = instruction start address in DRAM.
- `_dram_i_end` = instruction end address in DRAM.
- `_imem_start` = instruction start address in IM




# Verification (4/6)

- `_data_start` = Main\_data start address in DM.
- `_data_end` = Main\_data end address in DM.
- `_data_paddr_start` = Main\_data start address in DRAM



# Verification (5/6)

- `_sdata_start` = Main\_data start address in DM.
- `_sdata_end` = Main\_data end address in DM.
- `_sdata_paddr_start` = Main\_data start address in DRAM



## Interrupt

- When sensor controller is full, it will interrupt CPU
- ISR (**isr.S**) will be activated and copy data to DM. Then, reset the counter of sensor controller
- When copy is done, ISR return to main program
- After each group of data is copied, the copied data will be sorted.
  - This process executes **4 times**.

## main.c

- You can modify the source code if you need.
  - Copy function
  - Sort function
- Remember to notify TA which part is changed and explain it!!!
  - Modification of the test data is not allowed.

Table B-1: Useful commands

Situation	Command	Example
RTL simulation for progX	<b>make rtlX</b>	<b>make rtl0</b>
Post-synthesis simulation for progX	<b>make synX</b>	<b>make syn1</b>
Dump waveform (no array)	<b>make {rtlX,synX} FSDB=1</b>	<b>make rtl2 FSDB=1</b>
Dump waveform (with array)	<b>make {rtlX,synX} FSDB=2</b>	<b>make syn3 FSDB=2</b>
Open nWave without file pollution	<b>make nWave</b>	
Open Superlint without file pollution	<b>make superlint</b>	
Open DesignVision without file pollution	<b>make dv</b>	
Synthesize your RTL code(You need write <i>synthesis.tcl</i> in <i>script</i> folder by yourself)	<b>make synthesize</b>	
Delete built files for simulation, synthesis or verification	<b>make clean</b>	
Check correctness of your file structure	<b>make check</b>	
Compress your homework to <i>tar</i> format	<b>make tar</b>	

Table B-2: Useful commands (Cont.)

Situation	Command
Open Innovus without file pollution	<code>make innovus</code>
RTL	<code>make rtl_all</code>
Post-synthesis	<code>make syn_all</code>
Post-layout	<code>make pr_all</code>



- ```

DRAM[262653] = 7b401a5e, pass
DRAM[262654] = 7b8376ef, pass
DRAM[262655] = 7bb68171, pass

*****
**                                     **
** Congratulations !!                **
**                                     **
** Simulation PASS!!                 **
**                                     **
*****
                                     |
                                     | 0.0 |
                                     |
                                     |
                                     | ^ ^ ^ \ |
                                     | ^ ^ ^ ^ |w|
                                     | \m__m__|_|
                                     |

Simulation complete via $finish(1) at time 53546170 NS + 0
../sim/top_tb.sv:384 $finish;
ncsim> exit

```

Low Power High Performance VLSI Design Lab