

# JasperGold ABVIP Tutorial

Instructor: Lih-Yih Chiou

Speaker: Chun-Wen Yang

Date: 2022/10/05




# Outline

- Introduction of ABVIP for AXI
- ABVIP Tool Guide

# Outline

- Introduction of ABVIP for AXI
- ABVIP Tool Guide





# Introduction of ABVIP for AXI


- ❑ Assertion-Based Verification Intellectual Property (ABVIP) consists of libraries for verifying the compliance of DUT to a given standard protocol.
- ❑ Can be used to automatically constrain inputs and target outputs of standard bus interfaces using built-in protocol properties.
- ❑ Consist of RTL written in SystemVerilog and assertions written in SVA.
- ❑ You won't need to manually write properties!

# Introduction of ABVIP for AXI

- ❑ In formal verification, the ABVIP acts as an active agent or as a passive agent.
  - ❑ **Active Agent Use model:** Constrain interface to act as virtual master(s) or slave(s) to verify **Slave DUV** or **Master DUV** respectively. For bridge or interconnect verification, multiple ABVIP instances can be used to constrain input interface signals to act as virtual slave(s) and master(s) to verify **Bridge DUV** .
  - ❑ **Passive Agent Use model:** Check for protocol errors.
  - ❑ Do extensive coverage measurements.


# Slave DUV

- ABVIP act as a virtual master, which provides the correct AXI constraints on slave inputs.
- ABVIP provides the required AXI assertions on slave outputs to verify the functionality of Slave DUV.




# Master DUV

- ABVIP act as a virtual slave, which provides the correct AXI constraints on master inputs.
- ABVIP provides the required AXI assertions on master outputs to verify the functionality of Master DUV.



# Bridge DUV


- ABVIP act as virtual slaves and masters, which provides the correct AXI constraints on bridge inputs.
- ABVIP provides the required AXI assertions on bridge outputs to verify the functionality of Bridge DUV.
- The configuration can be cascaded adding to the interconnection.






# Outline

- Introduction of ABVIP for AXI
- ABVIP Tool Guide



# ABVIP Tool Guide

- You should bind your design in
  - vip/bridge\_duv/top.v
  - vip/master\_duv/top.v
  - vip/slave\_duv/top.v



- Run `%make vip_b/vip_m/vip_s`  
`/N26084969 % make vip_s`
  - Run script

# ABVIP Tool Guide

sort

Design Hierarchy

- top (top)
  - axi\_duv\_bridge (AXI)
    - axi\_slave\_0 (axi4\_slave:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_slave\_1 (axi4\_slave:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_master\_0 (axi4\_master:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_master\_1 (axi4\_master:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))

Property Table

Type	Name	Engine	Bound
✓ Assert	top.axi_slave_0.genParamChk.genAXI4.assert...	PRE	Infini
✓ Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini
✓ Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini
✓ Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini
✓ Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini
✓ Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini
✓ Assert	top.axi_slave_0.genStableChks.genStableCh...	N (3)	Infini
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Assert	top.axi_slave_0.genStableChks.genStableCh...	N (4)	Infini
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✗ Assert	top.axi_slave_0.genStableChks.genStableCh...	?	1
✗ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	?	1

Design Hierarchy

- top (top)
  - axi\_duv\_bridge (AXI)
    - axi\_slave\_0 (axi4\_slave:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_slave\_1 (axi4\_slave:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_master\_0 (axi4\_master:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))
      - axi\_master\_1 (axi4\_master:(ID\_WIDTH:1, ID\_DEPTH:1, ID\_DEPTH:1))

Property Table

Type	Name	Engine	Bound
✗ Assert	top.axi_slave_0.genPropChksRDInf.genNoRdT...	Ht	
✗ Assert	top.axi_slave_0.genPropChksWRInf.genNoWr...	Ht	
✗ Cover (related)	top.axi_slave_0.genPropChksWRInf.genNoWr...	N (17)	Infini
✗ Cover (related)	top.axi_slave_0.genPropChksWRInf.genNoWr...	N (17)	Infini
✗ Cover (related)	top.axi_slave_0.genPropChksWRInf.assert_w...	N (17)	Infini
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
✓ Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	

unreachable

counterexample

# ABVIP Tool Guide

The screenshot shows the ABVIP tool interface. At the top, there is a table listing properties. Below this, a context menu is open, showing options like 'Prove Task', 'Prove Property', 'View Violation Trace', 'View Traces', 'View SST Trace...', 'SST', 'Visualize...', 'Add Visualize Constraint...', 'View Source', and 'Property Details'. A blue arrow points to the 'Property Details' option, with the text 'Right click' next to it.

The 'Property Details' window is open, showing the following information:

- Type: Assert
- Name: ChksWRInf.genNoWrTblOverflow.master\_aw\_wr\_tbl\_no\_overflow
- Task: <embedded>
- Instance: axi\_slave\_0
- Expression: axi\_slave\_0.genPropChksWRInf.genNoWrTblOverflow.master\_a w\_wr\_tbl\_no\_overflow
- Status: ☒ CEX
- Bound: 4
- Time: 0.6
- Engine: Ht
- Filename: dence/VIPCAT/cur/tools/abvip/axi4/rtl/cdn\_abvip\_axi4\_slave.svp



The 'Expression' field is highlighted with a red box, and the text 'Property details' is written in red next to it.

```

8127 master_aw_wr_tbl_no_overflow : assert property (
8128 (wr_tbl_ctl_full && !wr_tbl_pop_valid) |-> !awv
8129 else $display ("%t: Master should not issue awvali
  
```




# ABVIP Tool Guide



# ABVIP Tool Guide

pass  
processing

We mask some needless  
assertions in this project



Formal Property V...

Design Hierarchy

- top (top)
  - axi\_duv\_bridge (AXI)
    - axi\_slave\_0 (axi4\_slave:(ID\_WIDTH:...
    - axi\_slave\_1 (axi4\_slave:(ID\_WIDTH:...
    - axi\_master\_0 (axi4\_master:(ID\_WID...
    - axi\_master\_1 (axi4\_master:(ID\_WID...

Property Table

Type	Name	Engine	Bound
Assert	top.axi_slave_0.genParamChk.genAXI4.assert...	PRE	Infini...
Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini...
Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini...
Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini...
Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini...
Assert	top.axi_slave_0.genParamChk.assert_param_...	PRE	Infini...
Assert	top.axi_slave_0.genStableChks.genStableCh...	N (14)	Infini...
Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
Assert	top.axi_slave_0.genStableChks.genStableCh...	N (6)	Infini...
Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
Assert	top.axi_slave_0.genStableChks.genStableCh...	?	1
Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	?	1
Assume	top.axi_slave_0.genStableChks.genStableCh...	?	
Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	
Assume	top.axi_slave_0.genStableChks.genStableCh...	?	
Cover (related)	top.axi_slave_0.genStableChks.genStableCh...	Ht	

Design Hierarchy Task Table

Total: 644 Filtered: 644 Selected: 0 Validity: 381:0:124:1:3 Run: 242:0:21:38

session\_0

4.39 s.  
INFO (IPF057): 0.0.N: The property "top.axi\_master\_1.genStableChks.genStableChksRDInf.genAXI4Full.slave\_r\_rlast\_stable" was proven in 3.03 s.

[<embedded>] %

Console Lint Messages Warnings / Errors Proof Messages

Console input busy

**Thanks for your  
participation and  
attendance !**