



#### **Outline**

- 1. Introduction
- 2. Compiling & Simulating using NC-Verilog
- 3. Viewing Waveform using nWave





#### Introduction (1/2)

- NC-Verilog is a HDL Simulator tool developed by Cadence.
- HDL is abbreviation of Hardware Description Language
- Main function:
  - → Check HDL code for syntax error
  - → Simulate and dump waveform
  - → Support co-simulation on behavioral, RTL, Gate-level





#### Introduction (2/2)

- Verdi is an HDL Debug and Analysis tool developed by Spring Software.
- Function
  - Trace HDL source code
  - Schematic diagram
  - Waveform
  - State diagram.





#### **Outline**

- 1. Introduction
- 2. Compiling & Simulating using NC-Verilog
- 3. Viewing Waveform using nWave





#### Compiling & Simulating Using NC-Verilog(1/4)

- To compile & simulate the verilog code:
  - Only Compile the test1.v
  - > ncverilog test1.v
  - Compile & simulate the test1.v & test\_tb.v
  - > ncverilog test\_tb.v +define+T1 +access+r


Choose test1.v Dump .fsdb file

- Compile & simulate the test2.v & test tb.v
- > ncverilog test\_tb.v +define+T2 +access+r

Choose test2.v



Compiling & Simulating Using NC-Verilog(2/4)





#### Compiling & Simulating Using NC-Verilog(3/4)

- Three NC-Verilog message levels
  - → <u>Warning message</u> <u>indicate that there may be something</u> <u>wrong with the model and continue to run</u>
  - → <u>Error message</u> indicate that a user error has occurred at compile time or at run time
  - → Information message provide information about your source description



#### Compiling & Simulating Using NC-Verilog(4/4)

#### Error messages

```
|vlsicad6:/home/user2/ms104/patty/VSD2016/Lab1/ ncverilog test_tb.sv +define+test2 +access+r +sv
noverilog: 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
file: test_tb.sv
             out.3
ncvlog: *E,ILLPDL (test2.sv,3|16): Mixing of ansi & non-ansi style port declaration is not legal
(`include file: test2.sv line 4, file: test_tb.sv line 6)
input in1.in2:
ncvlog: *E,EXPSMC (test2.sv,7|4): expecting a semicolon (';') [12.1(IEEE)].
(`include file: test2.sv line 7, file: test_tb.sv line 6)
output out1 out2, out3;
ncvlog: *E,ILLPDL (test2.sv,8|10): Mixing of ansi & non-ansi style port declaration is not legal
(`include file: test2.sv line 8, file: test_tb.sv line 6)
output out1 out2, out3;
ncvlog: *E,SVNOTY (test2.sv,8|10): Syntactically this identifier appears to begin a datatype but
it does not refer to a visible datatype in the current scope.
(`include file: test2.sv line 8, file: test_tb.sv line 6)
assign out2 = in1 | in2; | // in1 or in2
ncvlog: *E,EXPSMC (test2.sv,11|5): expecting a semicolon (';') [6.1(IEEE)].
(`include file: test2.sv line 11. file: test tb.sv line 6)
        module worklib.test1:sv
                errors: 5, warnings: 0
       in1 = 0; in2 = 1;
ncvlog: *E.WANOTL (test tb.sv.2919): A net is not a legal lvalue in this context [9.3.1(IEEE)]
       in1 = 0: in2 = 1:
```





#### **Outline**


- 1. Introduction
- 2. Compiling & Simulating using NC-Verilog
- 3. Viewing Waveform using nWave



# LPHPLMB VLSI Design LAB


### Viewing Waveform using nWave (1/4)

Input nWave & in terminal to open nWave window




## **LPHPLFIF** VLSI Design LAE

#### Viewing Waveform using nWave (2/4)






#### Viewing Waveform using nWave (3/4)







## Viewing Waveform using Verdi (6/6)



in1	0	1	0	1
in2	1	1	0	0
out1 = in1 & in2	0	1	0	0
out2 = in1   in2	1	1	0	1







# Thank you for your attention!!

