

# N26F300

## VLSI SYSTEM DESIGN

### (GRADUATE LEVEL)

Fall 2022

**RISC-V (I) – ISA Basics\_2**

# Outline

2

- History of RISC-V
- Instruction Set – R-type, I-type, S-type
- Instruction Set – J-type

# 3

## Instruction Set

### J-type Operations

Source: Computer Organization and Design (RISC-V ed.)

Redistribution without instructor's consent is prohibited.

# Conditional Operations

4

- Branch to a labeled instruction if a condition is true
  - ▣ Otherwise, continue sequentially
  
- `beq rs1, rs2, L1`
  - ▣ if (`rs1 == rs2`) branch to instruction labeled L1
  
- `bne rs1, rs2, L1`
  - ▣ if (`rs1 != rs2`) branch to instruction labeled L1

# Compiling If Statements

5

## □ C code:


```
if (i==j) f = g + h;  
else f = g - h;
```

▣ f, g, h, i, j,... in x19, x20, x21, x22, x23, ...

## □ Compiled RISC-V code:

```
        bne x22, x23, Else  
        add x19, x20, x21  
        beq x0, x0, Exit // unconditional  
Else:   sub x19, x20, x21  
Exit:   ...
```

Assembler calculates addresses



# Compiling Loop Statements

6

## □ C code:

```
while (save[i] == k) i += 1;
```

▣ i in x22, k in x24, address of save in x25

## □ Compiled RISC-V code:

```
Loop: slli x10, x22, 3  
      add x10, x10, x25  
      ld x9, 0(x10)  
      bne x9, x24, Exit  
      addi x22, x22, 1  
      beq x0, x0, Loop
```

```
Exit: ...
```

# More Conditional Operations

7

- `blt rs1, rs2, L1`
  - ▣ if ( $rs1 < rs2$ ) branch to instruction labeled L1
- `bge rs1, rs2, L1`
  - ▣ if ( $rs1 \geq rs2$ ) branch to instruction labeled L1
- Example
  - ▣ if ( $a > b$ )  $a += 1$ ;
  - ▣ a in x22, b in x23
  - `bge x23, x22, Exit`      // branch if  $b \geq a$
  - `addi x22, x22, 1`

Exit:

# Signed vs. Unsigned

8

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example
  - ▣  $x_{22} = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111$
  - ▣  $x_{23} = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
  - ▣  $x_{22} < x_{23} \ // \ \text{signed}$ 
    - $-1 < +1$
  - ▣  $x_{22} > x_{23} \ // \ \text{unsigned}$ 
    - $+4,294,967,295 > +1$



# Procedure Calling

9

- Steps required
  1. Place parameters in registers x10 to x17
  2. Transfer control to procedure
  3. Acquire storage for procedure
  4. Perform procedure's operations
  5. Place results in register for caller
  6. Return to place of call (address in x1)

# Procedure Call Instructions

10

- Procedure call: jump and link

`jal x1, ProcedureLabel`

- ▣ Address of following instruction put in x1
- ▣ Jumps to target address

- Procedure return: jump and link register

`jalr x0, 0(x1)`

- ▣ Like jal, but jumps to 0 + address in x1
- ▣ Use x0 as rd (x0 cannot be changed)
- ▣ Can also be used for computed jumps

- ▣ e.g., for case/switch statements

Redistribution without instructor's consent is prohibited.

# Leaf Procedure Example

11

## □ C code:

```
long long int leaf_example (  
    long long int g, long long int h,  
    long long int i, long long int j) {  
    long long int f;  
    f = (g + h) - (i + j);  
    return f;  
}
```

▣ Arguments g, ..., j in x10, ..., x13

▣ f in x20

▣ temporaries x5, x6

▣ Need to save x5, x6, x20 on stack

Redistribution without instructor's consent is prohibited.

# Leaf Procedure Example

12

leaf\_example:

addi sp,sp,-24

Save x5, x6, x20 on stack

sd x5,16(sp)

sd x6,8(sp)

sd x20,0(sp)

add x5,x10,x11

$x5 = g + h$

add x6,x12,x1

$x6 = i + j$

sub x20,x5,x6

$f = x5 - x6$

addi x10,x20,0

copy f to return register

ld x20,0(sp)

Restore x5, x6, x20 from stack

ld x6,8(sp)

ld x5,16(sp)

addi sp,sp,24


jalr x0,0(x1)

Return to caller

Redistribution without instructor's consent is prohibited.

# Local Data on the Stack

13



# Register Usage

14

- $x5 - x7, x28 - x31$ : temporary registers
  - ▣ Not preserved by the callee
  
- $x8 - x9, x18 - x27$ : saved registers
  - ▣ If used, the callee saves and restores them

# Non-Leaf Procedures

15

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - ▣ Its return address
  - ▣ Any arguments and temporaries needed after the call
- Restore from the stack after the call

# Non-Leaf Procedure Example

16

□ C code:

```
long long int fact (long long int  
n)  
{  
    if (n < 1) return f;  
    else return n * fact(n - 1);  
}
```

▣ Argument n in x10

▣ Result in x10



# Leaf Procedure Example

17

## □ RISC-V code:

fact:

```
    addi sp,sp,-16
    sd   x1,8(sp)
    sd   x10,0(sp)
    addi x5,x10,-1
    bge  x5,x0,L1
    addi x10,x0,1
    addi sp,sp,16
    jalr x0,0(x1)
L1: addi x10,x10,-1
    jal  x1,fact
    addi x6,x10,0
    ld   x10,0(sp)
    ld   x1,8(sp)
    addi sp,sp,16
    mul  x10,x10,x6
    jalr x0,0(x1)
```

Save return address and n on stack

$x5 = n - 1$

if  $n \geq 1$ , go to L1

Else, set return value to 1

Pop stack, don't bother restoring values

Return

$n = n - 1$

call fact( $n-1$ )

move result of fact( $n - 1$ ) to x6

Restore caller's n

Restore caller's return address

Pop stack

return  $n * \text{fact}(n-1)$


return

Redistribution without instructor's consent is prohibited.

# Memory Layout


18

- Text: program code
- Static data: global variables
  - ▣ e.g., static variables in C, constant arrays and strings
  - ▣ x3 (global pointer) initialized to address allowing  $\pm$ offsets into this segment
- Dynamic data: heap
  - ▣ E.g., malloc in C, new in Java
- Stack: automatic storage
  - ▣ A “LIFO” data structure



# Local Data on the Stack

19



- Local data allocated by callee
  - ▣ e.g., C automatic variables
- Procedure frame (activation record)
  - ▣ Used by some compilers to manage stack storage

# Character Data

20

- Byte-encoded character sets
  - ▣ ASCII: 128 characters
    - 95 graphic, 33 control
  - ▣ Latin-1: 256 characters
    - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
  - ▣ Used in Java, C++ wide characters, ...
  - ▣ Most of the world's alphabets, plus symbols
  - ▣ UTF-8, UTF-16: variable-length encodings

# Byte/Halfword/Word Operations

21

- RISC-V byte/halfword/word load/store
  - ▣ Load byte/halfword/word: Sign extend to 64 bits in rd
    - lb rd, offset(rs1)
    - lh rd, offset(rs1)
    - lw rd, offset(rs1)
  - ▣ Load byte/halfword/word unsigned: Zero extend to 64 bits in rd
    - lbu rd, offset(rs1)
    - lhu rd, offset(rs1)
    - lwu rd, offset(rs1)
  - ▣ Store byte/halfword/word: Store rightmost 8/16/32 bits
    - sb rs2, offset(rs1)
    - sh rs2, offset(rs1)
    - sw rs2, offset(rs1)

# String Copy Example

22

- C code:

- ▣ Null-terminated string

```
void strcpy (char x[], char y[])
{ size_t i;
  i = 0;
  while ((x[i]=y[i])!='\0')
    i += 1;
}
```

# String Copy Example

23

## □ RISC-V code:

strcpy:

```
    addi sp,sp,-8           // adjust stack for 1
doubleword
    sd    x19,0(sp)         // push x19
    add   x19,x0,x0         // i=0
L1:  add   x5,x19,x10        // x5 = addr of y[i]
     lbu   x6,0(x5)         // x6 = y[i]
     add   x7,x19,x10        // x7 = addr of x[i]
     sb    x6,0(x7)         // x[i] = y[i]
     beq   x6,x0,L2         // if y[i] == 0 then exit
     addi  x19,x19,1        // i = i + 1
     jal   x0,L1            // next iteration of loop
L2:  ld    x19,0(sp)         // restore saved x19
     addi  sp,sp,8          // pop 1 doubleword from stack
     jalr  x0,0(x1)         // and return
```

Redistribution without instructor's consent is prohibited.

# 32-bit Constants

24

- Most constants are small
  - ▣ 12-bit immediate is sufficient
- For the occasional 32-bit constant

`lui rd, constant`

- ▣ Copies 20-bit constant to bits [31:12] of rd
- ▣ Extends bit 31 to bits [63:32]
- ▣ Clears bits [11:0] of rd to 0

`lui x19, 976 // 0x003D0`

0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0011 1101 0000	0000 0000 0000
---------------------	---------------------	--------------------------	----------------

`addi x19,x19,128 // 0x500`


0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0011 1101 0000	0101 0000 0000
---------------------	---------------------	--------------------------	----------------



# Branch Addressing

25

- Branch instructions specify
  - ▣ Opcode, two registers, target address
- Most branch targets are near branch
  - ▣ Forward or backward
- SB format:




- PC-relative addressing
  - Target address = PC + immediate × 2

# Jump Addressing

26


- Jump and link (jal) target uses 20-bit immediate for larger range
- UJ format:



- For long jumps, e.g., to 32-bit absolute address
  - lui: load address[31:12] to temp register
  - jalr: add address[11:0] and jump to target

# Synchronization

27

- Two processors sharing an area of memory
  - ▣ P1 writes, then P2 reads
  - ▣ Data race if P1 and P2 don't synchronize
    - Result depends of order of accesses
- Hardware support required
  - ▣ Atomic read/write memory operation
  - ▣ No other access to the location allowed between the read and write
- Could be a single instruction
  - ▣ E.g., atomic swap of register  memory
  - ▣ Or an atomic pair of instructions

Redistribution without instructor's consent is prohibited.

# Synchronization in RISC-V

28

- Load reserved: `lr.d rd, (rs1)`
  - ▣ Load from address in rs1 to rd
  - ▣ Place reservation on memory address
- Store conditional: `sc.d rd, (rs1), rs2`
  - ▣ Store from rs2 to address in rs1
  - ▣ Succeeds if location not changed since the `lr.d`
    - Returns 0 in rd
  - ▣ Fails if location is changed
    - Returns non-zero value in rd

# Synchronization in RISC-V

29

- Example 1: atomic swap (to test/set lock variable)

```
again:  lr.d x10,(x20)
        sc.d x11,(x20),x23 // x11 = status
        bne x11,x0,again  // branch if store failed
        addi x23,x10,0    // x23 = loaded value
```

- Example 2: lock

```
        addi x12,x0,1      // copy locked value
again:  lr.d x10,(x20)      // read lock
        bne x10,x0,again   // check if it is 0 yet
        sc.d x11,(x20),x12 // attempt to store
        bne x11,x0,again   // branch if fails
```

- Unlock:

```
sd      x0,0(x20)          // free lock
```

# RISC-V Encoding Summary

30


Name (Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	Comments
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

Redistribution without instructor's consent is prohibited.


# RISC-V Addressing Summary

31

## 1. Immediate addressing




## 2. Register addressing




Registers

Register


## 3. Base addressing




Memory



## 4. PC-relative addressing



Memory










# Basic Blocks

34

- A basic block is a sequence of instructions with
  - ▣ No embedded branches (except at end)
  - ▣ No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks