# N26F300 VLSI SYSTEM DESIGN (GRADUATE LEVEL)

RISC-V (I) — ISA Basics\_2

### Outline

2

- ☐ History of RISC-V
- □ Instruction Set R-type, I-type, S-type
- □ Instruction Set J-type

### Instruction Set

J-type Operations

Source: Computer Organization and Design (RISC-V ed.)

Redistribution without instructor's consent is prohibited.

### Conditional Operations

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- □ beq rs1, rs2, L1
  - $\blacksquare$  if (rs1 == rs2) branch to instruction labeled L1
- □ bne rs1, rs2, L1
  - if (rs1 != rs2) branch to instruction labeled L1

Compiling If Statements

□ C code:

if 
$$(i==j)$$
  $f = g + h$ ;  
else  $f = g - h$ ;

- $\blacksquare$  f, g, h, i, j,... in x19, x20, x21, x22, x23, ...
- □ Compiled RISC-V code:

```
bne x22, x23, Else
```

f = g + h

Exit: ...

Assembler calculates addresses

Exit:

i≠j

Else:

f = q - h

### Compiling Loop Statements

□ C code:

```
while (save[i] == k) i += 1;
```

- $\square$  i in x22, k in x24, address of save in x25
- □ Compiled RISC-V code:

```
Loop: slli x10, x22, 3
add x10, x10, x25
ld x9, 0(x10)
bne x9, x24, Exit
addi x22, x22, 1
beq x0, x0, Loop
```

Exit: ...

Exit:

### More Conditional Operations

```
□ blt rs1, rs2, L1
  if (rs1 < rs2) branch to instruction labeled L1</p>
□ bge rs1, rs2, L1
  \square if (rs1 >= rs2) branch to instruction labeled L1
Example
  \Box if (a > b) a += 1;
  □ a in x22, b in x23
     bge x23, x22, Exit // branch if b \ge a
     addi x22, x22, 1
```

# Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example

  - = x23 = 0000 0000 0000 0000 0000 0000 0001
  - x22 < x23 // signed</pre>
    - -1 < +1
  - $\square x22 > x23 // unsigned$ 
    - **+**4,294,967,295 > +1

# Procedure Calling

- Steps required
  - 1. Place parameters in registers x10 to x17
  - 2. Transfer control to procedure
  - 3. Acquire storage for procedure
  - 4. Perform procedure's operations
  - 5. Place results in register for caller
  - 6. Return to place of call (address in x1)

### Procedure Call Instructions

- Procedure call: jump and link
  jal x1, ProcedureLabel
  - Address of following instruction put in x1
  - Jumps to target address
- □ Procedure return: jump and link register jalr x0, 0(x1)
  - $\blacksquare$  Like jal, but jumps to 0 + address in x1
  - Use x0 as rd (x0 cannot be changed)
  - Can also be used for computed jumps
    - e.g., for case/switch statements
      Redistribution without instructor's consent is prohibited.

      VLSI System Design

### Leaf Procedure Example

□ C code: long long int leaf\_example ( long long int g, long long int h, long long int i, long long int j) { long long int f; f = (g + h) - (i + j);return f; Arguments g, ..., j in x10, ..., x13 □ f in x20 temporaries x5, x6 ■ Need to save x5, x6, x20 on stack LY Chiou VLSI System Design

# Leaf Procedure Example

#### leaf\_example:

addi sp,sp,-24 sd x5,16(sp)

x6,8(sp)

x20,0(sp)

add x5, x10, x11

add x6, x12, x1

sub x20, x5, x6

addi x10,x20,0

1d x20,0(sp)

 $1d \times 6,8(sp)$ 

1d x5,16(sp)

addi sp, sp, 24

jalr x0,0(x1)

Save x5, x6, x20 on stack

x5 = g + h

x6 = i + j


f = x5 - x6

copy f to return register

Resore x5, x6, x20 from stack

Return to caller

### Local Data on the Stack



### Register Usage

- $\square$  x5 x7, x28 x31: temporary registers
  - Not preserved by the callee
- $\square$  x8 x9, x18 x27: saved registers
  - If used, the callee saves and restores them

### Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call

### Non-Leaf Procedure Example

C code:
 long long int fact (long long int
 n)
 {
 if (n < 1) return f;
 else return n \* fact(n - 1);
}</pre>

- Argument n in x10
- □ Result in x10

# Leaf Procedure Example

#### □ RISC-V code:

VLSI System Design


#### fact:

```
addi sp,sp,-16
                                           Save return address and n on stack
          x1,8(sp)
     sd
     sd
          x10,0(sp)
                                          x5 = n - 1
     addi x5,x10,-1
                                          if n >= 1, go to L1
     bge x5,x0,L1
                                          Else, set return value to 1
     addi x10, x0, 1
                                          Pop stack, don't bother restoring values
     addi sp, sp, 16
                                          Return
     jalr x0,0(x1)
                                          n = n - 1
L1: addi x10,x10,-1
                                          call fact(n-1)
     jal x1, fact
                                          move result of fact(n - 1) to x6
     addi x6,x10,0
                                          Restore caller's n
     ld
          x10,0(sp)
                                          Restore caller's return address.
     ٦d
          x1,8(sp)
                                          Pop stack
     addi sp, sp, 16
                                          return n * fact(n-1)
           x10, x10, x6
                                          return
     jalr x0,0(x1)
          Redistribution without instructor's consent is prohibited.
```


**NCKU EE** LY Chiou

# Memory Layout

- Text: program code
- Static data: global variables
  - e.g., static variables in C, constant arrays and strings
  - x3 (global pointer) initialized to address allowing ±offsets into this segment
- Dynamic data: heap
  - E.g., malloc in C, new in Java
- □ Stack: automatic storage
  - A "LIFO" data structure



### Local Data on the Stack



- Local data allocated by callee
  - e.g., C automatic variables
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage

### Character Data

- Byte-encoded character sets
  - ASCII: 128 characters
    - 95 graphic, 33 control
  - □ Latin-1: 256 characters
    - ASCII, +96 more graphic characters
- □ Unicode: 32-bit character set
  - Used in Java, C++ wide characters, ...
  - Most of the world's alphabets, plus symbols
  - □ UTF-8, UTF-16: variable-length encodings

### Byte/Halfword/Word Operations

- RISC-V byte/halfword/word load/store
  - Load byte/halfword/word: Sign extend to 64 bits in rd
    - lb rd, offset(rs1)
    - Ih rd, offset(rs1)
    - lw rd, offset(rs1)
  - Load byte/halfword/word unsigned: Zero extend to 64 bits in rd
    - lbu rd, offset(rs1)
    - lhu rd, offset(rs1)
    - lwu rd, offset(rs1)
  - Store byte/halfword/word: Store rightmost 8/16/32 bits
    - sb rs2, offset(rs1)
    - sh rs2, offset(rs1)
    - sw rs2, offset(rs1)

# String Copy Example

C code:

Null-terminated string

```
void strcpy (char x[], char y[])
{    size_t i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

### String Copy Example

#### □ RISC-V code:

```
strcpy:
                      // adjust stack for 1
    addi sp.sp.-8
doubleword
    sd x19,0(sp) // push x19
    add x19, x0, x0 // i=0
L1: add x5,x19,x10  // x5 = addr of y[i]
    1bu x6,0(x5) // x6 = y[i]
    add x7,x19,x10 // x7 = addr of x[i]
    sb x6,0(x7) // x[i] = y[i]
    beq x6,x0,L2 // if y[i] == 0 then exit
    addi x19, x19, 1 // i = i + 1
    jal x0,L1
              // next iteration of loop
L2: 1d \times 19,0(sp) // restore saved x19
    addi sp,sp,8 // pop 1 doubleword from stack
    jalr x0,0(x1) // and return
    Redistribution without instructor's consent is prohibited.
                                       NCKU EE
```

LY Chiou

### 32-bit Constants

24

- Most constants are small
  - 12-bit immediate is sufficient
- For the occasional 32-bit constant
  - lui rd, constant
  - Copies 20-bit constant to bits [31:12] of rd
  - Extends bit 31 to bits [63:32]
  - Clears bits [11:0] of rd to 0

lui x19, 976 // 0x003D0


0000 0000 0000 0000 | 0000 0000 0000 0000 | 0000 0000 0011 1101 0000 | 0000 0000 0000

addi x19,x19,128 // 0x500

0000 0000 0000 0000 | 0000 0000 0000 0000 | 0000 0000 0011 1101 0000 | 0101 0000 0000

### **Branch Addressing**

- Branch instructions specify
  - Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward
- □ SB format:



- PC-relative addressing
  - Target address = PC + immediate x 2

### Jump Addressing

- Jump and link (jal) target uses 20-bit immediate for larger range
- UJ format:



- For long jumps, e.g., to 32-bit absolute address
  - lui: load address[31:12] to temp register
  - jalr: add address[11:0] and jump to target

### Synchronization

- □ Two processors sharing an area of memory
  - P1 writes, then P2 reads
  - Data race if P1 and P2 don't synchronize
    - Result depends of order of accesses
- Hardware support required
  - Atomic read/write memory operation
  - No other access to the location allowed between the read and write
- Could be a single instruction
  - E.g., atomic swap of register memory
  - Or an atomic pair of instructions.

    Redistribution Without instructor's consent is prohibited.

# Synchronization in RISC-V

- Load reserved: 1r.d rd, (rs1)
  - Load from address in rs1 to rd
  - Place reservation on memory address
- Store conditional: SC.d rd, (rs1), rs2
  - Store from rs2 to address in rs1
  - Succeeds if location not changed since the 1r.d
    - Returns 0 in rd
  - Fails if location is changed
    - Returns non-zero value in rd


VLSI System Design

### Synchronization in RISC-V

```
Example 1: atomic swap (to test/set lock variable)
 again: lr.d x10,(x20)
         sc.d x11,(x20),x23 // x11 = status
         bne x11,x0,again // branch if store failed
         addi x23,x10,0 // x23 = loaded value
Example 2: lock
                        // copy locked value
         addi x12, x0, 1
 again: lr.d x10,(x20)
                                 // read lock
         bne x10,x0,again // check if it is 0 yet
         sc.d x11, (x20), x12 // attempt to store
         bne x11,x0,again
                                 // branch if fails
  Unlock:
                                 // free lock
              x0.0(x20)
         sd
      Redistribution without instructor's consent is prohibited.
                                             NCKU EE
                                             LY Chiou
```

# RISC-V Encoding Summary

Name	Field						Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format




Redistribution without instructor's consent is prohibited. VLSI System Design

NCKU EE LY Chiou

### Basic Blocks

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks