
N26F300 VLSI SYSTEM DESIGN (GRADUATE LEVEL)

Verilog/SystemVerilog (I)


Outline

- □ History of Verilog
- Logic Values
- Structure Style of Modeling
- Data Structure
- Behavioral Style of Modeling
- □ Sequential Blocks DFF & FSM
- Task and Function
- Assertion

Edge-Triggered D Flip-flop



D	Q	Q_{next}
0	0	0
0	1	0
1	0	1
1	1	1



Behavioral DFF

```
module df_behav (q, q_bar, data, set, reset, clk);
            data, set, clk, reset;
input
                  q, q bar;
  output
  reg
       q;
  assign q_bar = \sim q;
  always @ (posedge clk) // Flip-flop with synchronous set/reset
  begin
    if (reset == 0) q <= 0;
       else if (set ==0) q \le 1;
         else q \le data;
  end
endmodule
```

Procedural Blocks

- Procedural blocks are the basis for behavioral modeling
- Procedural blocks are of two types
- Procedural blocks have the following components
 - Procedural assignment statements
 - **Timing controls**
 - High-level programming language constructs.

	С	
С		
С		
С		-
С		
С		

	С	
С		
С		
С		
С		
С		
	NCKU I	EE

LY Chiou

always @(*)

always @(*)

```
// same as @(a or en)

always @* begin
    y = 8'hff;
    y[a] = !en;
end
```

always @(*)

General Purpose Usage of always

- Modeling functions
 - Combinational logic @ RTL
 - Latched logic @ RTL
 - Sequential logic @ RTL
 - Algorithmic logic @ behavioral
- Burden on synthesis compiler
 - Compiler needs to deduce what type of hardware is represented in your code

always comb and always latch

- SystemVerilog provides a special always_comb procedure for modeling combinational logic behavior.
- SystemVerilog also provides a special always_latch
 procedure for modeling latched logic behavior.
- The always_latch construct is identical to the always_comb construct except that software tools should perform additional checks and warn if the behavior in an always_latch construct does not represent latched logic, whereas in an always_comb construct, tools should check and warn if the behavior does not represent combinational logic.

always @* vs always_comb

- always_comb automatically executes once at time zero, always
 waits until a change occurs in the inferred sensitivity list.
- Variables on the <u>left-hand side</u> of assignments within an always_comb procedure shall <u>not</u> be written to by any other processes, always @* permits multiple processes to write to the same variable.
- Statements in an always_comb shall not include event controls or fork-join statements.
- always_comb is sensitive to changes within the contents of a function, whereas always @* is only sensitive to changes to the arguments of a function.



always 0* vs always_comb

```
always_comb
a = b;

always_comb
a = c;
```

```
always_comb
a = b;

always @*
a = c;
```

```
always_comb
begin
  #1 a = b;
end
```

```
always_comb
fork
...
join
```

```
always @*
   a = b;

always @*
   a = c;
```

```
always_comb @(b)
a = b;
```

```
always @*
begin
#1 a = b;
end
```



```
// always01.sv - always @*, always comb, and always latch
module always01;
  integer a1, a2, a3, b, c;
  always @* begin
   a1 = b + c;
    $display("always @* : @%g a = %d", $time, a1);
  end
  always comb begin
   a2 = b + c;
    $display("always comb : 0%q a = %d", $time, a2);
  end
  always latch begin
   a3 = b + c;
    $display("always latch: @%g a = %d", $time, a3);
  end
                                               always comb : @0 a =
                                                                              X
 initial begin
                                               always latch: @0 a =
                                                                              Х
   #10 b = 99;
                                               always 0* : 010 a =
                                                                             X
  #15 c = 99;
                                               always comb : @10 a =
                                                                             X
   #10 $finish;
                                               always latch: @10 a =
                                                                             X
  end
                                               always @* : @25 a =
                                                                            198
                                               always comb : @25 a =
                                                                             198
endmodule
                                               always latch: @25 a =
                                                                             198
```

always_ff

- The always_ff procedure can be used to model synthesizable sequential logic behavior.
- The always_ff procedure imposes the restriction that it contains one and only one event control.
- Variables on the <u>left-hand side</u> of assignments within an always_ff procedure shall not be written to by any other process.
- Software tools should perform additional checks to warn if the behavior within an always_ff procedure does not represent sequential logic.



always ff

```
always ff
 a = b;
always ff @(posedge clk1 or negedge clk2)
 a = b;
always ff @(posedge clk1)
 @(negedge clk2) a = b;
always ff @(posedge clk1)
 a = b;
always ff @(posedge clk2)
 a = c;
```

Source: C. M. Huang / SystemVerilog

What Controller Do?


- Determine the execution order of computation
 - Load data from memory byte by byte
 - Load 9 pixels from RF (register file)
 - Find max values (or computation)
 - Output results to memory
 - **-**

Moore Machine

Moore model



Moore Machine



Current	Next State		Qout
State	Din=0	Din=1	
S0=00			0
S1=01			1
S2=10			1
S3=11			0

- Use binary numbers to represent each state
 parameter [1:0] S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
- Reading data input and changes state for every clock cycles
- Upon reset, machine goes back to state S0
- Next state will be determined by current state and input

Verilog Code (1/3)

```
`timescale 1ns/10ps
module moore (Qout, clk, rst, Din);
output Qout;
input clk, rst, Din;
parameter [1:0] S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
reg Qout;
reg [1:0] CS, NS; // CS: current state; NS: next state
always @ (posedge clk or posedge rst)
begin
if (rst==1'b1) CS=S0;
else CS = NS;
end
```

Verilog Code (2/3)

```
always @ (CS or Din)
begin
case (CS)
 S0: begin
        Qout=1'b0;
        if (Din==1'b0) NS=S0;
        else NS = S2;
      end
 S1: begin
        Qout=1'b1;
        if (Din==1'b0) NS=S0;
       else NS = S2;
     end
```

VLSI System Design

Verilog Code (3/3)

```
S2: begin
        // fill the rest of the code
     end
 S3: begin
        // fill the rest of the code
     end
 endcase
end // always(cs or din)
endmodule
```

VLSI System Design

FSM with Enumerated Types (Poor)

```
module traffic light (.....)
enum {RED, GREEN, YELLOW} State, Next;
always ff @(posedge clk, negedge resetN)
 if (!resetN) State <= RED; //Reset to red light</pre>
  else
                   State <= Next;
always comb begin: set next state
 Next = State; // the default for each branch below
 unique case (State)
   RED:
                   if (sensor)
                                                 Next= Green;
                   if (green downcnt==0)
                                                 Next = YELLOW;
  endcase
end: set next state
always comb begin: set outputs
  {green light, yellow light, red light} = 3'b000;
 unique case (State)
                  red light = 1'b1;
   RED:
   GREEN:
                  green light = 1'b1;
   YELLOW:
                  yellow light = 1'b1;
  endcase
 end: set outputs
endmodule
```

- Default type of enum is int, a 2-state type
- Lead to mismatches in RTL simulation between gate-level implementation.

One-hot Encoding w/ Enumerated

Types

```
module traffic light2 (.....) //
enum logic [2:0] {RED = 3'b001, GREEN = 3'b010, YELLOW = 3'b100} State, Next; //explicit
always ff @(posedge clk, negedge resetN)
 if (!resetN) State <= RED; //Reset to red light</pre>
  else
              State <= Next;
always comb begin: set next state
 Next = State; // the default for each branch below
 unique case (State)
   RED: if (sensor)
                                      Next= Green:
   GREEN: if (green downcnt==0) Next = YELLOW;
  endcase
end: set next state
always comb begin: set outputs
  {green light, yellow light, red light} = 3'b000;
 unique case (State)
                  red light = 1'b1;
   RED:
   GREEN: green light = 1'b1;
                  yellow light = 1'b1;
   YELLOW:
   endcase
 end: set outputs
endmodule
```

- logic is a 4-state type
- Help to compare pre- and post-Synthesis model functionality.

Block Names

- Both sequential and parallel blocks can be named by adding
 :name_of_block after the keywords begin or fork. A named block creates a new hierarchy scope. The naming of blocks serves the following purposes:
 - It allows local variables, parameters, and named events to be referenced hierarchically, using the block name.
 - It allows the block to be referenced in statements such as the disable statement
- A matching block name may be specified after the block end, join, join_any, or join_none keyword, preceded by a colon. It shall be an error if the name at the end is different from the block name at the beginning.

begin: blockB

. . .

end: blockB

Source: C. M. Huang / SystemVerilog

NCKU EE

Statement Labels

- A label can be specified before any procedural statement (any nondeclaration statement that can appear inside a begin-end block).
- A statement label is used to identify a single statement. The label name is specified before the statement, followed by a colon.

```
labelA: statement
```

A begin-end or fork-join block is considered a statement, and can have a statement label before the block. Specifying a statement label before a begin or fork keyword is equivalent to specifying a block name after the keyword, and a matching block name may be specified after the block end, join, join_any, or join_none keyword.

Source: C. M. Huang / SystemVerilog

```
// named blobk01.sv - named block
module named blobk01();
  reg clk = 0;
  initial
    FIRST BLOCK : begin
      $display ("This is the first block");
    end
  initial begin : SECOND BLOCK
     $display ("This is the second block");
     fork : FORK BLOCK
       #1 $display ("Inside fork with delay 1");
       #2 $display ("Inside fork with delay 2");
     join none
     FORK NONE : fork
       #4 $display ("Inside fork with delay 4");
       #5 $display ("Inside fork with delay 5");
     join none
     #10 $finish;
  end
                                             This is the first block
                                             This is the second block
  always begin : THIRD BLOCK
                                             Inside fork with delay 1
    #1 clk = \sim clk;
                                             Inside fork with delay 2
  end : THIRD BLOCK
                                             Inside fork with delay 4
                                             Inside fork with delay 5
endmodule
```

Subroutines: Task and Function

- There are two types of sub-programs that encapsulate and organize a Verilog description: tasks and functions.
- A task is typically used to behaviorally describe hardware,
 or to perform debugging operations.
- A function is typically used to perform a computation (expression), or to represent combinational logic.
- Tasks and functions encourage the readability, portability, and maintainability of codes.

Source: C. M. Huang / SystemVerilog

Task Example

```
module Bit Counter(data word, bit count);
  input [7:0] data word;
  output [3:0] bit count;
         [3:0] bit count;
  req
  always @(data word)
    count ones in word(data word, bit count); ← referenced within behavior
                                                  declared within module
  task count ones in word;
    input [7:0] reg a;
                                                  arguments
    output [3:0] count;
           [3:0] count;
                                                  local variable
           [7:0] temp reg;
    reg
    begin
      count = 0;
      temp reg = reg a;
      while (temp reg)
        begin
          count = count + temp reg[0];
          temp reg = temp reg >> 1;
        end
    end
  endtask
```

endmodule

Function Example

```
module MULT(m1, m2, a, b);
  input [7:0] a, b;
  output [15:0] m1, m2;
         [15:0] m1;
  wire
        [15:0] m2;
  reg
                                             referenced with continuous assignment
  assign m1 = mult(a, b); \leftarrow
  always @ (a or b)
                                             referenced with procedural assignment
    m2 = mult(a, b); \leftarrow
                                              declared within module
  function [15:0] mult; +
           [7:0] x, y;←
                                              arguments
    input
    mult = x * y;
  endfunction
```

endmodule

Source: C. M. Huang / SystemVerilog

Distinction between Task and Function

- Tasks and functions provide the ability to execute common procedures from several different places in a description. They also provide a means of breaking up large procedures into smaller ones to make it easier to read and debug the source descriptions.
- The following rules distinguish tasks from functions:
 - The statements in the body of a function shall execute in one simulation time unit; a task may contain time-controlling statements.
 - □ A function cannot enable a task; a task can enable other tasks and functions.
 - A nonvoid function shall return a single value; a task or void function shall not return a value.
 - A nonvoid function can be used as an operand in an expression; the value of that operand is the value returned by the function.

Source: C. M. Huang / SystemVerilog

Static and Automatic Variables

- [Verilog-1995] All variables are static
- [Verilog-2001] Variables in a task or function can be defined as automatic
 - the variable storage is <u>dynamically allocated</u> when required and deallocated when vanished
 - Intended for representing verification routines
 - Allow coding recursive function calls
- [SystemVerilog] Allow any variables to be explicitly declared as either static or automatic

Recursive Call using automatic

```
function automatic int b_add (int lo, hi);
  int mid = (lo + hi +1) >>1;
  if (low + 1 != hi)
          return (b_add(lo, (mid-1)) + b_add(mid, hi));
  else
          return (array[lo] + array[hi]);
endfunction
```

lo and hi will be initialized when the function was entered because of variables defined as automatic.

Static Variable Initialized Only Once

- count is initialized to 0 for the first time and will not be re-initialized the next time it is called.
- Resulting an error in count

Automatic Variable Initialized per Call

```
function int count_ones (input [31:0] data);
  automatic logic [31:0] count = 0; // initialized once
  automatic logic [31:0] temp = data; // initialized once

for (int i=0; i<=32; i++) begin
  if (temp[0] count++;
  temp >>=1;
end
```

- count is initialized to 0 each time it is called.
- A variable declared in an automatic function or task will be automatic by default.

return (count);

endfunction

Guidelines for Static and Automatic Variables

- □ In a procedural block,
 - Use static variables if there no in-line initialization
 - Use automatic variables otherwise
- □ In a task or function,
 - Use automatic variables if recursively call
 - Use static if representing the behavioral of a single piece of hardware

Tasks

 A task declaration has the formal arguments either in parentheses or in declarations and directions.

```
task mytask1 (output int x, input logic y);
...
endtask

task mytask2;
output x;
input y;
int x;
logic y;
...
endtask
```

```
input    // copy value in at beginning
output    // copy value out at end
inout    // copy in at beginning and out at end
ref    // pass reference
```

Tasks (Synthesizable if no timing constructs)

There is a <u>default direction</u> of <u>input</u> if no direction has been specified. Once a direction is given, subsequent formals default to the <u>same direction</u>. In the following example, the formal arguments a and b default to inputs, and u and v are both outputs:

```
task mytask3(a, b, output logic [15:0] u, v);
...
endtask
```

An array can be specified as a formal argument to a task.

```
// the resultant declaration of b is input [3:0][7:0] b[3:0]
task mytask4(input [3:0][7:0] a, b[3:0], output [3:0][7:0] y[1:0]);
...
endtask
```

```
// task01.sv foreach loop with task
module task01;
  logic [7:0] a [];
  task print(input logic [7:0] t []);  // inout ???
    foreach (t[i])
     begin
        t[i] = \$random;
        $display("t[%0d] = %b", i, t[i]);
      end
  endtask
  initial begin
                                                                 t[0] = 00100100
                                                                 t[1] = 10000001
    a = new[3];
                                                                 t[2] = 00001001
    print(a);
                                                                 a[0] = xxxxxxxx
    foreach (a[i])
                                                                 a[1] = xxxxxxxx
      display("a[%0d] = %b", i, a[i]);
                                                                 a[2] = xxxxxxxx
    a = new[5];
                                                                 t[0] = 01100011
    print(a);
                                                                 t[1] = 00001101
    foreach (a[i])
                                                                 t[2] = 10001101
      display("a[%0d] = %b", i, a[i]);
                                                                 t[3] = 01100101
                                                                 t[4] = 00010010
  end
                                                                 a[0] = xxxxxxxx
                                                                 a[1] = xxxxxxxx
endmodule
                                                                 a[2] = xxxxxxxx
                                                                 a[3] = xxxxxxxx
                                                                 a[4] = xxxxxxxx
```

```
// task01.sv foreach loop with task
module task01;
  logic [7:0] a [];
  task print(input logic [7:0] t []);
    foreach (t[i])
      begin
        t[i] = \$random;
        $display("t[%0d] = %b", i, t[i]);
      end
  endtask
  initial begin
                                                                  t[0] = 00100100
    a = new[3];
                                                                  t[1] = 10000001
    print(a);
                                                                  t[2] = 00001001
    foreach (a[i])
                                                                  a[0] = 01100011
      begin
                                                                  a[1] = 00001101
        a[i] = \$random;
                                                                  a[2] = 10001101
        display("a[%0d] = %b", i, a[i]);
      end
                                                                  t[0] = 01100101
                                                                  t[1] = 00010010
    a = new[5];
                                                                  t[2] = 00000001
    print(a);
                                                                  t[3] = 00001101
    foreach (a[i])
                                                                  t[4] = 01110110
      begin
                                                                  a[0] = 00111101
        a[i] = \$random;
                                                                  a[1] = 11101101
        $display("a[%0d] = %b", i, a[i]);
                                                                  a[2] = 10001100
      end
                                                                  a[3] = 11111001
  end
                                                                  a[4] = 11000110
endmodule
```

NCKU EE

LY Chiou

Functions (Synthesizable)

- □ The primary purpose of a function is to return a value that is to be used in an expression. A void function can also be used instead of a task to define a subroutine that executes and returns within a single time step.
- A function declaration has the formal arguments either in parentheses or in declarations and directions:

```
function logic [15:0] myfuncl(int x, int y);
...
endfunction

function logic [15:0] myfunc2;
  input int x;
  input int y;
  ...
endfunction
```

Source: C. M. Huang / SystemVerilog

VLSI System Design

Return Values and void Functions

- The function definition shall implicitly declare a variable, internal to the function, with the same name as the function. This variable has the same type as the function return value.
- Function return values can be specified in two ways, either by using a return statement or by assigning a value to the internal variable with the same name as the function.

Source: C. M. Huang / SystemVerilog

Return Values and void Functions

Functions can be declared as type void, which do not have a return value. Function calls may be used as expressions unless of type void, which are statements:

The function can be used as a statement and the return value discarded without a warning by <u>casting</u> the function call to the void type.

```
void'(some_function());
```

Pass by Value

- Pass by value is the <u>default</u> mechanism for passing arguments to subroutines.
- This argument passing mechanism works by copying each argument into the subroutine area. If the subroutine is automatic, then the subroutine retains a local copy of the arguments in its stack.
- If the arguments are changed within the subroutine, the changes are not visible outside the subroutine.

Source: C. M. Huang / SystemVerilog

Pass by Value

- When the arguments are large, it can be undesirable to copy the arguments. Also, programs sometimes need to share a common piece of data that is not declared global.
- □ For example, calling the function below copies 1000 bytes each time the call is made.

```
function automatic int crc( byte packet [1000:1] );
  for( int j= 1; j <= 1000; j++ ) begin
    crc ^= packet[j];
  end
endfunction</pre>
```

Pass by Reference

- Arguments passed by reference are not copied into the subroutine area, rather, a <u>reference</u> to the original argument is passed to the subroutine. The subroutine can then access the argument data via the reference.
- Arguments passed by reference shall be matched with equivalent data types. No casting shall be permitted.
- □ To indicate argument passing by reference, the argument declaration is preceded by the ref keyword. It shall be illegal to use argument passing by reference for subroutines with a lifetime of static.

Source: C. M. Huang / SystemVerilog

Pass by Reference

```
function automatic int crc( ref byte packet [1000:1] );
  for( int j= 1; j <= 1000; j++ ) begin
    crc ^= packet[j];
  end
endfunction
...
byte packet1[1000:1];
int k = crc( packet1 ); // pass by value or by reference: call is the same</pre>
```

When the argument is passed by reference, both the caller and the subroutine share the same representation of the argument; therefore, any changes made to the argument, within either the caller or the subroutine, shall be visible to each other.

Source: C. M. Huang / SystemVerilog

```
// task03.sv - pass by reference
module task03;
  integer a;
  task print(integer t);
   t = t + 1;
    $display("print: %g", t);
  endtask
  task automatic print ref(ref integer t);
   t = t + 1;
    $display("print ref: %g", t);
  endtask
  initial begin
    a = 100;
   print(a);
    display("a = %g", a);
    print ref(a);
                                                             print: 101
    display("a = %g", a);
                                                             a = 100
  end
                                                             print ref: 101
                                                             a = 101
endmodule
```

```
// task01a.sv foreach loop with task
module task01a;
  logic [7:0] a [];
  task automatic print(ref logic [7:0] t []);
    foreach (t[i])
      begin
        t[i] = \$random;
        $display("t[%0d] = %b", i, t[i]);
      end
  endtask
  initial begin
                                                                 t[0] = 00100100
                                                                 t[1] = 10000001
    a = new[3];
                                                                 t[2] = 00001001
    print(a);
                                                                 a[0] = 00100100
    foreach (a[i])
                                                                 a[1] = 10000001
      display("a[%0d] = %b", i, a[i]);
                                                                 a[2] = 00001001
    a = new[5];
                                                                 t[0] = 01100011
    print(a);
                                                                  t[1] = 00001101
    foreach (a[i])
                                                                 t[2] = 10001101
      display("a[%0d] = %b", i, a[i]);
                                                                 t[3] = 01100101
                                                                 t[4] = 00010010
  end
                                                                 a[0] = 01100011
                                                                  a[1] = 00001101
endmodule
                                                                 a[2] = 10001101
                                                                 a[3] = 01100101
                                                                 a[4] = 00010010
```

VLSI System Design