MIPS Processor Design


Pipelined MIPS CPU Yamin Li

Department of Computer Science Faculty of Computer and Information Sciences Hosei University, Tokyo 184-8584 Japan


http://cis.k.hosei.ac.jp/~yamin/

Instructions We Will Use


```
R-format instruction (add, sub, and, or, slt)
          26
               25
                                    16 15
                                                               6 5
31
                       21
                           20
                                                 11 10
                                                         shamt
                                                                       func
                                 rt
                                              rd
     op
                    rs
                  5 bits
   6 bits
                               5 bits
                                            5 bits
                                                         5 bits
                                                                      6 bits
Example: add rd, rs, rt ; rd <= rs + rt
I-format instruction (lw, sw, beq, addi, andi, ori, bne)
31
          26
               25
                       21
                            20
                                    16 15
                                                      immediate
                                 rt
     op
                    rs
    6 bits
                  5 bits
                               5 bits
                                                         16 bits
    rt, imm(rs) ; rt <= memory[rs+imm]
lw
    rt, imm(rs) ; memory[rs + imm] <= rt
SW
beq rs, rt, target ; if (rs == rt) PC <= PC + 4 + signExtend(imm << 4)
```





Concept of Pipelining





Pipelined MIPS CPU - Datapath





















Three Classes of Pipeline Hazards

There are situations, called *hazards*, that prevent the next instruction in the instruction stream from executing during its designated clock cycle.


- 1. Structural hazards arise from resource conflicts when the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution.
- 2. Data hazards arise when an instruction depends on the results of a previous instruction.
- 3. Control hazards arise from the pipelining of branches and other instructions that change the PC.

Structural Hazard — An Example


A machine with only one memory port will generate a conflict whenever a memory reference occurs.




Structural Hazard Causes Bubbles to be Inserted




Data Hazard — An Example



Avoiding the Data Hazard with Forwarding Paths






Internal Forwarding


```
if (MEM.WriteReg
and (MEM.RegisterRd≠0)
and (MEM.RegisterRd==EXE.RegisterRs)) ForwardA=01
if (MEM.WriteReg
and (MEM.RegisterRd≠0)
and (MEM.RegisterRd==EXE.RegisterRt)) ForwardB=01
if (WB.WriteReg
and (WB.RegisterRd≠0)
and (MEM.RegisterRd≠EXE.RegisterRs))
and (WB.RegisterRd==EXE.RegisterRs)) ForwardA=10
if (WB.WriteReg
and (WB.RegisterRd≠0)
and (MEM.RegisterRd≠EXE.RegisterRt))
and (WB.RegisterRd==EXE.RegisterRt)) ForwardB=10
```

Load Cannot Bypass Data to the Next Instruction




The load instruction can bypass its result to the AND instruction, but not to the SUB, since that would mean forwarding the result in "negative time".

Load Hazard Requires Pipeline Stalls



To stall the pipeline, we can generate two signals (WritePC and WriteIR) to disable the writing to PC and the ID pipeline register (IR and PC+4).

Pipeline Datapath — Three-Cycle Stall Branch




Branch Causes Pipeline Three-Cycle Stalls

Clock	1	2	3	4	5	6	7	8	9
Branch	IF	ID	EX	MEM	WB				
Success	sor 1	IF	stall	stall	IF	ID	EX	MEM	WB
Success	sor 2					IF	ID	EX	MEM
Success	sor 3						IF	ID	EX
Success	sor 4							IF	ID

A branch instruction (beqz in our figures) goes to the branch target address after finishing the MEM stage in the MIPS pipeline, so it causes a three-cycle stall: One cycle is a repeated IF and two cycles are idle.

Pipeline Datapath — Two-Cycle Stall Branch




Branch Causes Pipeline Two-Cycle Stalls

Clock	1	2	3	4	5	6	7	8	9
Branch	IF	ID	EX	MEM	WB				
Success	or 1	IF	stall	IF	ID	EX	MEM	WB	
Success	or 2				IF	ID	EX	MEM	WB
Success	or 3					IF	ID	EX	MEM
Success	or 4						IF	ID	EX

A branch instruction goes to the branch target address after finishing the EXE stage in the modified MIPS pipeline, so it causes a two-cycle stall: One cycle is a repeated IF and one cycle is idle.

Pipeline Datapath — One-Cycle Stall Branch



Branch Causes Pipeline One-Cycle Stalls

Clock	1	2	3	4	5	6	7	8	9
Branch	IF	ID	EX	MEM	WB				
Success	sor 1	IF	IF	ID	EX	MEM	WB		
Success	sor 2			IF	ID	EX	MEM	WB	
Success	sor 3				IF	ID	EX	MEM	WB
Success	sor 4					IF	ID	EX	MEM

A branch instruction goes to the branch target address after finishing the ID stage in the modified MIPS pipeline, so it causes a one-cycle stall: One cycle is a repeated IF.

Delayed Branch

Branch is not taken

Branch	IF	ID	EX	MEM	WB			
Inst i+1		IF	ID	EX	MEM	WB	(dela	y slot)
Inst i+2			IF	ID	EX	MEM	WB	
Inst i+3				IF	ID	EX	MEM	WB


Branch is taken

Branch	IF	ID	EX	MEM	WB			
Inst i+1		IF	ID	EX	MEM	WB	(dela	y slot)
Target			IF	ID	EX	MEM	WB	
Target+1				IF	ID	EX	MEM	WB

Delayed Branch — Optimization Method 1


The job of the compiler is to make the instruction in the delay slot valid and useful.

1. Find a useful instruction from *before* — best choice:



Delayed Branch — Optimization Method 2


2. Find a useful instruction from *target*:



Used in loop branch. The delay slot is scheduled from the target of the branch. The content of \$4 should not be used in the branch-untaken path.

Delayed Branch — Optimization Method 3

3. Find a useful instruction from *fall through*:




Useful when branch is not taken. The delay slot is scheduled from the branch-untaken path. The content of \$4 should not be used in the branch-taken path.

Pipelined MIPS Processor

Pipelined MIPS processor with two delay slots

Data hazard checking was moved to ID stage.




Program Execution on Pipelined MIPS CPU


```
for (i = 0; i < n; i++) {
     x[i] = x[i] + s;
           $4,
               0(\$1) # \$1: start address of x
Loop:
      lw
          $2, $2, #-1 # $2: counter
      addi
          $4, $4, $3 # $3: s
      add
           $1, $1, #4 # $1: address + 4
      addi
          $2, $0, Loop
                          # $2: if counter \neq 0, goto Loop
      bne
      sw $4, -4($1)
                          # $4: x[i] + s, delay slot 1
                          # delay slot 2
      nop
```


Two-slot delayed branch was used.


Pipelined MIPS CPU — Cycle 1





Pipelined MIPS CPU — Cycle 2
























Pipelined MIPS Processor

Pipelined MIPS processor with one delay slot — Implementation I


beq is executed in ID stage.



Pipelined MIPS Processor

Pipelined MIPS processor with one delay slot — Implementation II


beq is executed in ID stage. Internal forwarding is moved to ID stage.





Program Execution on Pipelined MIPS CPU


```
for (i = 0; i < n; i++)
     x[i] = x[i] + s;
           $4,
               0(\$1) # \$1: start address of x
Loop:
      w
          $2, $2, #-1 # $2: counter
      addi
          $4, $4, $3 # $3: s
      add
           $1, $1, #4 # $1: address + 4
      addi
           $2, $0, Loop
      bne
                         # $2: if counter \neq 0, goto Loop
                         # $4: x[i] + s, delay slot
           $4, -4($1)
      SW
```


One-slot delayed branch was used.




















Exercise 1

Design a Pipelined MIPS CPU that can execute the following 13 instructions:

add, sub, and, or, slt, lw, sw, beq, j, bne, addi, andi, ori.

6-bit	5-bit	5-bit	16-bit
ор	rs	rt	Immediate
8	18	17	—1
001000	10010	10001	1111 1111 1111 1111

Exercise 2

Write a program to perform C = A × B using the instruction set described in a pipelined processor visual simulator found in

http://cis.k.hosei.ac.jp/~yamin/applets/pipeviewer/

and simulate your program using the simulator. You can assume that *A* and *B* are in the memory, use load (1d) instruction to read *A* and *B* into register file, and use store (st) to write *C* back to the memory.