

ECE 120 Final Exam Spring 2016

Friday, May 13, 2016

Name:		NetID:	
Discussion Section:	I		
9:00 AM	[] AB1		
10:00 AM	[] AB2		
11:00 AM	[] AB3		
12:00 PM	[] AB4		
1:00 PM	[] AB5	[] ABA	
2:00 PM	[] AB6		
3:00 PM	[] AB7	[] ABB	
4:00 PM	[] AB8	[] ABC	
5:00 PM	[] AB9	[] ABD	

- Be sure that your exam booklet has 12 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may <u>not</u> use a calculator.
- You are allowed two handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.

Problem 1	16 points	
Problem 2	11 points	
Problem 3	19 points	
Problem 4	15 points	
Problem 5	22 points	
Problem 6	20 points	
Problem 7	22 points	
Total	125 points	

Problem 1 (16 points): Binary Representation and Operations

1. (12 points) Suppose an 8-bit processor performs 2's complement arithmetic addition and subtraction and generates the following one-bit condition codes: P for positive, N for negative, O for overflow, and C for carryout bit. For each of the operations below, give the result of the operation (in hexadecimal with correct number of digits) as performed by this processor and give the value of the condition code bits (in binary) after the operation is complete.

Operation	Result of arithmetic operation (in hexadecimal)	Р	N	0	С
10000000 - 00011011	× 65	(0	(1
10101010 + 11101110	×98	0	١	0	(
11000101 + 00111011	× 00	0	0	0	1

2. (4 points) Suppose a 24-bit instruction takes the following format:


OPCODE


	OPCODE	DR	SR1		SR2	UNUSED	
a.	If there are 40 to represent:	opcodes and 24 r	egisters, w	hat is t	the minimum nun	nber of bits require	ed
	the opcodes?	_	6 bits	5			
	the source reg	ister 1 (SR1)? _	5 bits	3			
b.	What is the ma	aximum number o	of UNUSED) bits ir	this instruction e	ncoding?	
	Answer:	_	3 bits	6			
c.					are 3 times the nu equired to represe		; we
	Answer:		add	ditional	bits		


Problem 2 (11 points): Synchronous Counter

Using D flip-flops, design a 3-bit counter that counts in the following sequence: 1, 5, 2, 6, 7, 1 ...

1. (8 points) The current state of the counter is denoted by $S_2S_1S_0$. Fill in the K-maps for S_2^+ , S_1^+ and S_0^+ using don't cares whenever possible.







2. (3 points) Write **minimal SOP** Boolean expressions for S_2^+ , S_1^+ , and S_0^+ .


$$S_2^+ = S_0 + S_2$$

$$S_0^+ = S_2S_1 + S_2S_0 = S_2S_1 + S_2S_1$$

Problem 3 (19 points): Combinational logic structures


Consider the Boolean function $F(a,b,c) = OR(m_1, m_3, m_6, m_7)$, where m_i is minterm i.

1. (4 points) Let G(a,b,c) be equal to F(a,b,c), except that input abc=101 will never arise. Give a minimal 2-level NAND gate implementation of G. Complemented inputs are available.



2. (15 points) For each of the following circuits, does it implement $F(a,b,c) = OR(m_1, m_3, m_6, m_7)$? For each circuit, circle 'Yes' or 'No'.

Note: There is a guessing penalty: +3 for correct, 0 for blank, -2 for wrong.



Problem 4 (15 points): The LC-3 microprocessor

1. (3 points) List the state numbers that implement the entire instruction cycle of the LC-3 STI instruction.

Answer: 18, 33, 35, 32, 11, 29, 31, 23, 16

2. (12 points) Complete the following table by entering values (0, 1, or X) for the LC-3 microinstructions at ROM addresses 4 and 7.

Note: If the answer is 'don't care' then you must use 'X'.

ROM Address	IRD	COND(3)	J(6)	LD.BEN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	LD.CC	GateMARMUX	GateMDR	GateALU	GatePC	MARMUX	PCMUX(2)	ADDR1MUX	ADDR2MUX(2)	DRMUX(2)	SR1MUX(2)	ALUK(2)	MIO.EN	R.W
4	0	011	010100	0	0	0	0	0	1	0	0	0	0	١	x	ХХ	×	××	01	х×	х×	0	×
7	0	000	010111	0	١	0	0	0	0	0	1	O	0	0	1	хX	ı	01	××	01	хх	O	×

Problem 5 (22 points): The LC-3 microprocessor

In this problem we introduce a new instruction to the LC-3 instruction set, called **ANDMI**: AND from Memory with Immediate data.

ANDMI has opcode 1101. It computes the bitwise AND of sext(imm5) and the memory word whose address is in register SR, and puts the result in the DR. ANDMI then sets the condition codes. The RTL is:

1. (4 points) Give the binary encoding of the instruction ANDMI R3, R4, #-15

					10										
١	ſ	0	l	0	1	(l	0	0	1	١	0	0	0	I

2. (2 points) Why would IR[5]=0 in the ANDMI instruction not work?

Answer: IR [5] must be 1 in order that the sext (imm5)

operand is selected by the SR2MUX.

3. (8 points) In RTL form, give the sequence of **4 microinstructions** that implement the **ANDMI** instruction **after the decode state**. If needed, you may use register R6 as a temporary register.

Answer: $MAR \leftarrow R (IR[8:6])$ $MDR \leftarrow M [MAR]$ $R6 \leftarrow MDR$ $DR \leftarrow R6 AND sext (imm5), setCC$


4. (2 points) The execute phase of ANDMI starts at what control ROM address?

Answer: (Answer in binary with the correct number of bits)

Problem 5 (continued)

5. (6 points) Draw the state diagram for **ANDMI**, *including the state numbers* **after the decode state**. When you need *additional* states, state numbers 51, 52, 53, and 54 are available for your use.


Note: $51_{10} = 110011_2$, $52_{10} = 110100_2$, $53_{10} = 110101_2$, $54_{10} = 110110_2$.




Problem 6 (20 points): LC-3 Assembly Program **Analysis**

1. (10 points) The following LC-3 program implements a guessing game. Complete the flowchart or the

right for the same program.





2. (10 points) Write down exactly what this program prints to screen when the user runs the program and enters BITBYTE using a keyboard. Note that GETC inputs a character from the keyboard but does not print anything to the screen.

Guess: BI Guess: T Guess: BYTE

Problem 7 (22 points): LC-3 Machine Code Debugging

1. (2 points) Define the Hamming weight of a value to be the number of 1s in its binary representation.

Write down the Hamming weight of the 16-bit value xECEB as a decimal number:

2. (20 points) The snippet of LC-3 machine code shown below is intended to compute the Hamming weight of a 16-bit value that is already provided in R1. The register usage is described now.

R1: initially contains the 16-bit value

R2: is used as a loop variable

R3: will contain the result (Hamming weight of the initial value in R1)


Unfortunately, there is exactly 1 bit in error in each LC-3 machine code instruction. First translate the original machine code exactly into original assembly code (leaving the errors in). Then debug the machine code by circling the bit error in each line and writing down the corrected assembly code. The first three lines and the last line have been completed for you.

Original Machine Code	Original Assembly Code	Corrected Assembly Code
∞ 01 010 010 1 00000	ADD R2,R2,#0	AND R2,R2,#0
0001 010 010 1 🛈1111	ADD R2,R2,#-1	ADD R2,R2,#15
0101 ① 11 011 1 00000	AND R7,R3,#0	AND R3,R3,#0
0001 001 001 1 00000	AND RI, RI, #O	ADD RI, RI, #O
0000 011 000000000	BRZP #0	BR2p #1
0001 011 010 1 00001	ADD R3, R2, #1	ADD R3, R3, #1
0001 001 001 (1) 00001	ADD RI, RI, AI	ADD KI, RI, RI
0001 010 010 1 1110	ADD RZ, RZ, H-3	ADD 12, 12, #-1
0000 🛈 11 111111010	BRnzp #-6	BRzp #-6

Fundamental Laws of Boolean Algebra

x + y = y + x	(x + y) + z = x + (y + z)	x + yz = (x + y)(x + z)	×=×+×	×=0+×	×+ 1 = 1	x + x' = 1	(x,), = x	$(x + y)' = x' \cdot y'$	X = >.X + X	^ + × = ^ · × + ×	$x \cdot y + y \cdot z + x' \cdot z = x \cdot y + x' \cdot z$	
$x \cdot y = y \cdot x$	$(x \cdot y) \cdot z = x \cdot (y \cdot z)$	$x \cdot (y + z) = xy + xz$	× II ×·×	×-1=×	0 = 0·x	x·x' = 0		$(x \cdot y)' = x' + y'$	$x = (\lambda + x) \cdot x$	$x \cdot (x' + y) = x \cdot y$	$(x+y)\cdot(y+z)\cdot(x'+z) =$	$(x+y)\cdot(x+z)$
Commutativity	Associativity	Distributivity	Idempotence	Identity	Nall	Complementarity	Involution	DeMorgan's	Absorption	No-Name	Consensus	

IEEE 754 32-bit floating point format




The actual number represented in this format is:

$$(-1)^{5}$$
 X 1. mantissa X 2 exp. -127

where $1 \le \text{exponent} \le 254$ for normalized representation.

LC-3 Control Word Fields




LC-3 Microsequencer Control


IRD $\begin{cases} = 1$, CAR \leftarrow 00||opcode (opcode = IR[15:12]), only during decode \end{cases} = 0, CAR \leftarrow J (plus 1,2,4,8,16 depending on COND bits)

 $[=000, \text{CAR} \leftarrow \text{J} = 001, \text{iF (R=1 and J[1]=0)} \qquad \text{THEN (CAR} \leftarrow \text{J plus 2) ELSE (CAR} \leftarrow \text{J)} = 010, \text{iF (BEN=1 and J[2]=0)} \qquad \text{THEN (CAR} \leftarrow \text{J plus 4) ELSE (CAR} \leftarrow \text{J)} = 010, \text{iF (BEN=1 and J[2]=0)} \qquad \text{THEN (CAR} \leftarrow \text{J plus 4)} = \text{LSE (CAR} \leftarrow \text{J)} = 011, \text{iF (IR[11]=1 and J[0]=0)} = \text{THEN (CAR} \leftarrow \text{J plus 1)} = \text{LSE (CAR} \leftarrow \text{J)} = 011, \text{THEN (CAR} \leftarrow \text{J plus 1)} = \text{LSE (CAR} \leftarrow \text{J)} = 011, \text{THEN (CAR} \leftarrow \text{J)} = 011, \text{THEN$ COND

 $- x' \cdot z = x \cdot y + x' \cdot z$

6-bit next value for CAR (plus modifications depending on COND bits)





NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

