

# Intel® 64 and IA-32 Architectures Software Developer's Manual

## Volume 2D: Instruction Set Reference

**NOTE:** The *Intel® 64 and IA-32 Architectures Software Developer's Manual* consists of ten volumes: *Basic Architecture*, Order Number 253665; *Instruction Set Reference A-L*, Order Number 253666; *Instruction Set Reference M-U*, Order Number 253667; *Instruction Set Reference V-Z*, Order Number 326018; *Instruction Set Reference*, Order Number 334569; *System Programming Guide, Part 1*, Order Number 253668; *System Programming Guide, Part 2*, Order Number 253669; *System Programming Guide, Part 3*, Order Number 326019; *System Programming Guide, Part 4*, Order Number 332831; *Model-Specific Registers*, Order Number 335592. Refer to all ten volumes when evaluating your design needs.

Order Number: 334569-074US  
April 2021

Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at [intel.com](http://intel.com), or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting <http://www.intel.com/design/literature.htm>.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 1997-2021, Intel Corporation. All Rights Reserved.

### 6.1 OVERVIEW

This chapter describes the Safer Mode Extensions (SMX) for the Intel 64 and IA-32 architectures. Safer Mode Extensions (SMX) provide a programming interface for system software to establish a measured environment within the platform to support trust decisions by end users. The measured environment includes:

- Measured launch of a system executive, referred to as a Measured Launched Environment (MLE)<sup>1</sup>. The system executive may be based on a Virtual Machine Monitor (VMM), a measured VMM is referred to as MVMM<sup>2</sup>.
- Mechanisms to ensure the above measurement is protected and stored in a secure location in the platform.
- Protection mechanisms that allow the VMM to control attempts to modify the VMM.

The measurement and protection mechanisms used by a measured environment are supported by the capabilities of an Intel® Trusted Execution Technology (Intel® TXT) platform:

- The SMX are the processor's programming interface in an Intel TXT platform.
- The chipset in an Intel TXT platform provides enforcement of the protection mechanisms.
- Trusted Platform Module (TPM) 1.2 in the platform provides platform configuration registers (PCRs) to store software measurement values.

### 6.2 SMX FUNCTIONALITY

SMX functionality is provided in an Intel 64 processor through the GETSEC instruction via leaf functions. The GETSEC instruction supports multiple leaf functions. Leaf functions are selected by the value in EAX at the time GETSEC is executed. Each GETSEC leaf function is documented separately in the reference pages with a unique mnemonic (even though these mnemonics share the same opcode, 0F 37).

#### 6.2.1 Detecting and Enabling SMX

Software can detect support for SMX operation using the CPUID instruction. If software executes CPUID with 1 in EAX, a value of 1 in bit 6 of ECX indicates support for SMX operation (GETSEC is available), see CPUID instruction for the layout of feature flags of reported by CPUID.01H:ECX.

System software enables SMX operation by setting CR4.SMXE[Bit 14] = 1 before attempting to execute GETSEC. Otherwise, execution of GETSEC results in the processor signaling an invalid opcode exception (#UD).

If the CPUID SMX feature flag is clear (CPUID.01H.ECX[Bit 6] = 0), attempting to set CR4.SMXE[Bit 14] results in a general protection exception.

The IA32\_FEATURE\_CONTROL MSR (at address 03AH) provides feature control bits that configure operation of VMX and SMX. These bits are documented in Table 6-1.

---

1. See *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide*.  
2. An MVMM is sometimes referred to as a measured launched environment (MLE). See *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide*

**Table 6-1. Layout of IA32\_FEATURE\_CONTROL**

| Bit Position | Description  |
|--------------|--|
| 0            | Lock bit (0 = unlocked, 1 = locked). When set to '1' further writes to this MSR are blocked.   |
| 1            | Enable VMX in SMX operation.   |
| 2            | Enable VMX outside SMX operation.  |
| 7:3          | Reserved   |
| 14:8         | SENTER Local Function Enables: When set, each bit in the field represents an enable control for a corresponding SENTER function.                                   |
| 15           | SENTER Global Enable: Must be set to '1' to enable operation of GETSEC[SENTER].  |
| 16           | Reserved   |
| 17           | SGX Launch Control Enable: Must be set to '1' to enable runtime re-configuration of SGX Launch Control via the IA32_SGXLEPUBKEYHASHn MSR.                          |
| 18           | SGX Global Enable: Must be set to '1' to enable Intel SGX leaf functions.  |
| 19           | Reserved   |
| 20           | LMCE On: When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single logical processor. |
| 63:21        | Reserved   |

- Bit 0 is a lock bit. If the lock bit is clear, an attempt to execute VMXON will cause a general-protection exception. Attempting to execute GETSEC[SENTER] when the lock bit is clear will also cause a general-protection exception. If the lock bit is set, WRMSR to the IA32\_FEATURE\_CONTROL MSR will cause a general-protection exception. Once the lock bit is set, the MSR cannot be modified until a power-on reset. System BIOS can use this bit to provide a setup option for BIOS to disable support for VMX, SMX or both VMX and SMX.
- Bit 1 enables VMX in SMX operation (between executing the SENTER and SEXIT leaves of GETSEC). If this bit is clear, an attempt to execute VMXON in SMX will cause a general-protection exception if executed in SMX operation. Attempts to set this bit on logical processors that do not support both VMX operation (Chapter 6, "Safer Mode Extensions Reference") and SMX operation cause general-protection exceptions.
- Bit 2 enables VMX outside SMX operation. If this bit is clear, an attempt to execute VMXON will cause a general-protection exception if executed outside SMX operation. Attempts to set this bit on logical processors that do not support VMX operation cause general-protection exceptions.
- Bits 8 through 14 specify enabled functionality of the SENTER leaf function. Each bit in the field represents an enable control for a corresponding SENTER function. Only enabled SENTER leaf functionality can be used when executing SENTER.
- Bits 15 specify global enable of all SENTER functionalities.

## 6.2.2 SMX Instruction Summary

System software must first query for available GETSEC leaf functions by executing GETSEC[CAPABILITIES]. The CAPABILITIES leaf function returns a bit map of available GETSEC leaves. An attempt to execute an unsupported leaf index results in an undefined opcode (#UD) exception.

### 6.2.2.1 GETSEC[CAPABILITIES]

The SMX functionality provides an architectural interface for newer processor generations to extend SMX capabilities. Specifically, the GETSEC instruction provides a capability leaf function for system software to discover the available GETSEC leaf functions that are supported in a processor. Table 6-2 lists the currently available GETSEC leaf functions.

**Table 6-2. GETSEC Leaf Functions**

| Index (EAX) | Leaf function | Description   |
|-------------|---------------|---|
| 0           | CAPABILITIES  | Returns the available leaf functions of the GETSEC instruction. |
| 1           | Undefined     | Reserved  |
| 2           | ENTERACCS     | Enter   |
| 3           | EXITAC        | Exit  |
| 4           | SENDER        | Launch an MLE.  |
| 5           | SEXIT         | Exit the MLE.   |
| 6           | PARAMETERS    | Return SMX related parameter information.                       |
| 7           | SMCTRL        | SMX mode control.   |
| 8           | WAKEUP        | Wake up sleeping processors in safer mode.                      |
| 9 - (4G-1)  | Undefined     | Reserved  |

### 6.2.2.2 GETSEC[ENTERACCS]

The GETSEC[ENTERACCS] leaf enables authenticated code execution mode. The ENTERACCS leaf function performs an authenticated code module load using the chipset public key as the signature verification. ENTERACCS requires the existence of an Intel® Trusted Execution Technology capable chipset since it unlocks the chipset private configuration register space after successful authentication of the loaded module. The physical base address and size of the authenticated code module are specified as input register values in EBX and ECX, respectively.

While in the authenticated code execution mode, certain processor state properties change. For this reason, the time in which the processor operates in authenticated code execution mode should be limited to minimize impact on external system events.

Upon entry into , the previous paging context is disabled (since the authenticated code module image is specified with physical addresses and can no longer rely upon external memory-based page-table structures).

Prior to executing the GETSEC[ENTERACCS] leaf, system software must ensure the logical processor issuing GETSEC[ENTERACCS] is the boot-strap processor (BSP), as indicated by IA32\_APIC\_BASE.BSP = 1. System software must ensure other logical processors are in a suitable idle state and not marked as BSP.

The GETSEC[ENTERACCS] leaf may be used by different agents to load different authenticated code modules to perform functions related to different aspects of a measured environment, for example system software and Intel® TXT enabled BIOS may use more than one authenticated code modules.

### 6.2.2.3 GETSEC[EXITAC]

GETSEC[EXITAC] takes the processor out of . When this instruction leaf is executed, the contents of the authenticated code execution area are scrubbed and control is transferred to the non-authenticated context defined by a near pointer passed with the GETSEC[EXITAC] instruction.

The authenticated code execution area is no longer accessible after completion of GETSEC[EXITAC]. RBX (or EBX) holds the address of the near absolute indirect target to be taken.

#### 6.2.2.4 GETSEC[SENDER]

The GETSEC[SENDER] leaf function is used by the initiating logical processor (ILP) to launch an MLE. GETSEC[SENDER] can be considered a superset of the ENTERACCS leaf, because it enters as part of the measured environment launch.

Measured environment startup consists of the following steps:

- the ILP rendezvous the responding logical processors (RLPs) in the platform into a controlled state (At the completion of this handshake, all the RLPs except for the ILP initiating the measured environment launch are placed in a newly defined SENTER sleep state).
- Load and authenticate the authenticated code module required by the measured environment, and enter authenticated code execution mode.
- Verify and lock certain system configuration parameters.
- Measure the dynamic root of trust and store into the PCRs in TPM.
- Transfer control to the MLE with interrupts disabled.

Prior to executing the GETSEC[SENDER] leaf, system software must ensure the platform's TPM is ready for access and the ILP is the boot-strap processor (BSP), as indicated by IA32\_APIC\_BASE.BSP. System software must ensure other logical processors (RLPs) are in a suitable idle state and not marked as BSP.

System software launching a measurement environment is responsible for providing a proper authenticate code module address when executing GETSEC[SENDER]. The AC module responsible for the launch of a measured environment and loaded by GETSEC[SENDER] is referred to as SINIT. See *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide* for additional information on system software requirements prior to executing GETSEC[SENDER].

#### 6.2.2.5 GETSEC[SEXIT]

System software exits the measured environment by executing the instruction GETSEC[SEXIT] on the ILP. This instruction rendezvous the responding logical processors in the platform for exiting from the measured environment. External events (if left masked) are unmasked and Intel® TXT-capable chipset's private configuration space is re-locked.

#### 6.2.2.6 GETSEC[PARAMETERS]

The GETSEC[PARAMETERS] leaf function is used to report attributes, options and limitations of SMX operation. Software uses this leaf to identify operating limits or additional options.

The information reported by GETSEC[PARAMETERS] may require executing the leaf multiple times using EBX as an index. If the GETSEC[PARAMETERS] instruction leaf or if a specific parameter field is not available, then SMX operation should be interpreted to use the default limits of respective GETSEC leaves or parameter fields defined in the GETSEC[PARAMETERS] leaf.

#### 6.2.2.7 GETSEC[SMCTRL]

The GETSEC[SMCTRL] leaf function is used for providing additional control over specific conditions associated with the SMX architecture. An input register is supported for selecting the control operation to be performed. See the specific leaf description for details on the type of control provided.

#### 6.2.2.8 GETSEC[WAKEUP]

Responding logical processors (RLPs) are placed in the SENTER sleep state after the initiating logical processor executes GETSEC[SENDER]. The ILP can wake up RLPs to join the measured environment by using GETSEC[WAKEUP]. When the RLPs in SENTER sleep state wake up, these logical processors begin execution at the entry point defined in a data structure held in system memory (pointed to by an chipset register LT.MLE.JOIN) in TXT configuration space.

## 6.2.3 Measured Environment and SMX

This section gives a simplified view of a representative life cycle of a measured environment that is launched by a system executive using SMX leaf functions. *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide* provides more detailed examples of using SMX and chipset resources (including chipset registers, Trusted Platform Module) to launch an MVMM.

The life cycle starts with the system executive (an OS, an OS loader, and so forth) loading the MLE and SINIT AC module into available system memory. The system executive must validate and prepare the platform for the measured launch. When the platform is properly configured, the system executive executes GETSEC[SENDER] on the initiating logical processor (ILP) to rendezvous the responding logical processors into an SENTER sleep state, the ILP then enters into using the SINIT AC module. In a multi-threaded or multi-processing environment, the system executive must ensure that other logical processors are already in an idle loop, or asleep (such as after executing HLT) before executing GETSEC[SENDER].

After the GETSEC[SENDER] rendezvous handshake is performed between all logical processors in the platform, the ILP loads the chipset authenticated code module (SINIT) and performs an authentication check. If the check passes, the processor hashes the SINIT AC module and stores the result into TPM PCR 17. It then switches execution context to the SINIT AC module. The SINIT AC module will perform a number of platform operations, including: verifying the system configuration, protecting the system memory used by the MLE from I/O devices capable of DMA, producing a hash of the MLE, storing the hash value in TPM PCR 18, and various other operations. When SINIT completes execution, it executes the GETSEC[EXITAC] instruction and transfers control the MLE at the designated entry point.

Upon receiving control from the SINIT AC module, the MLE must establish its protection and isolation controls before enabling DMA and interrupts and transferring control to other software modules. It must also wake up the RLPs from their SENTER sleep state using the GETSEC[WAKEUP] instruction and bring them into its protection and isolation environment.

While executing in a measured environment, the MVMM can access the Trusted Platform Module (TPM) in locality 2. The MVMM has complete access to all TPM commands and may use the TPM to report current measurement values or use the measurement values to protect information such that only when the platform configuration registers (PCRs) contain the same value is the information released from the TPM. This protection mechanism is known as sealing.

A measured environment shutdown is ultimately completed by executing GETSEC[SEXIT]. Prior to this step system software is responsible for scrubbing sensitive information left in the processor caches, system memory.

## 6.3 GETSEC LEAF FUNCTIONS

This section provides detailed descriptions of each leaf function of the GETSEC instruction. GETSEC is available only if CPUID.01H:ECX[Bit 6] = 1. This indicates the availability of SMX and the GETSEC instruction. Before GETSEC can be executed, SMX must be enabled by setting CR4.SMXE[Bit 14] = 1.

A GETSEC leaf can only be used if it is shown to be available as reported by the GETSEC[CAPABILITIES] function. Attempts to access a GETSEC leaf index not supported by the processor, or if CR4.SMXE is 0, results in the signaling of an undefined opcode exception.

All GETSEC leaf functions are available in protected mode, including the compatibility sub-mode of IA-32e mode and the 64-bit sub-mode of IA-32e mode. Unless otherwise noted, the behavior of all GETSEC functions and interactions related to the measured environment are independent of IA-32e mode. This also applies to the interpretation of register widths<sup>1</sup> passed as input parameters to GETSEC functions and to register results returned as output parameters.

1. This chapter uses the 64-bit notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because processors that support SMX also support Intel 64 Architecture. The MVMM can be launched in IA-32e mode or outside IA-32e mode. The 64-bit notation of processor registers also refer to its 32-bit forms if SMX is used in 32-bit environment. In some places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register

The GETSEC functions ENTERACCS, SENTER, SEXIT, and WAKEUP require a Intel® TXT capable-chipset to be present in the platform. The GETSEC[CAPABILITIES] returned bit vector in position 0 indicates an Intel® TXT-capable chipset has been sampled present<sup>1</sup> by the processor.

The processor's operating mode also affects the execution of the following GETSEC leaf functions: SMCTRL, ENTERACCS, EXITAC, SENTER, SEXIT, and WAKEUP. These functions are only allowed in protected mode at CPL = 0. They are not allowed while in SMM in order to prevent potential intra-mode conflicts. Further execution qualifications exist to prevent potential architectural conflicts (for example: nesting of the measured environment or authenticated code execution mode). See the definitions of the GETSEC leaf functions for specific requirements.

For the purpose of performance monitor counting, the execution of GETSEC functions is counted as a single instruction with respect to retired instructions. The response by a responding logical processor (RLP) to messages associated with GETSEC[SENDER] or GETSEC[SEXIT] is transparent to the retired instruction count on the ILP.

---

1. Sampled present means that the processor sent a message to the chipset and the chipset responded that it (a) knows about the message and (b) is capable of executing SENTER. This means that the chipset CAN support Intel® TXT, and is configured and WILLING to support it.



## GETSEC[CAPABILITIES] - Report the SMX Capabilities

| Opcode                | Instruction          | Description   |
|-----------------------|----------------------|---|
| NP OF 37<br>(EAX = 0) | GETSEC[CAPABILITIES] | Report the SMX capabilities.<br>The capabilities index is input in EBX with the result returned in EAX. |

### Description

The GETSEC[CAPABILITIES] function returns a bit vector of supported GETSEC leaf functions. The CAPABILITIES leaf of GETSEC is selected with EAX set to 0 at entry. EBX is used as the selector for returning the bit vector field in EAX. GETSEC[CAPABILITIES] may be executed at all privilege levels, but the CR4.SMXE bit must be set or an undefined opcode exception (#UD) is returned.

With EBX = 0 upon execution of GETSEC[CAPABILITIES], EAX returns the a bit vector representing status on the presence of a Intel® TXT-capable chipset and the first 30 available GETSEC leaf functions. The format of the returned bit vector is provided in Table 6-3.

If bit 0 is set to 1, then an Intel® TXT-capable chipset has been sampled present by the processor. If bits in the range of 1-30 are set, then the corresponding GETSEC leaf function is available. If the bit value at a given bit index is 0, then the GETSEC leaf function corresponding to that index is unsupported and attempted execution results in a #UD.

Bit 31 of EAX indicates if further leaf indexes are supported. If the Extended Leafs bit 31 is set, then additional leaf functions are accessed by repeating GETSEC[CAPABILITIES] with EBX incremented by one. When the most significant bit of EAX is not set, then additional GETSEC leaf functions are not supported; indexing EBX to a higher value results in EAX returning zero.

**Table 6-3. GETSEC Capability Result Encoding (EBX = 0)**

| Field           | Bit position | Description   |
|-----------------|--------------|---|
| Chipset Present | 0            | Intel® TXT-capable chipset is present.                              |
| Undefined       | 1            | Reserved  |
| ENTERACCS       | 2            | GETSEC[ENTERACCS] is available.                                     |
| EXITAC          | 3            | GETSEC[EXITAC] is available.  |
| SENDER          | 4            | GETSEC[SENDER] is available.  |
| SEXIT           | 5            | GETSEC[SEXIT] is available.   |
| PARAMETERS      | 6            | GETSEC[PARAMETERS] is available.                                    |
| SMCTRL          | 7            | GETSEC[SMCTRL] is available.  |
| WAKEUP          | 8            | GETSEC[WAKEUP] is available.  |
| Undefined       | 30:9         | Reserved  |
| Extended Leafs  | 31           | Reserved for extended information reporting of GETSEC capabilities. |

**Operation**

```

IF (CR4.SMXE=0)
    THEN #UD;
ELIF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
IF (EBX=0) THEN
    BitVector := 0;
    IF (TXT chipset present)
        BitVector[Chipset present] := 1;
    IF (ENTERACCS Available)
        THEN BitVector[ENTERACCS] := 1;
    IF (EXITAC Available)
        THEN BitVector[EXITAC] := 1;
    IF (SENDER Available)
        THEN BitVector[SENDER] := 1;
    IF (SEXIT Available)
        THEN BitVector[SEXIT] := 1;
    IF (PARAMETERS Available)
        THEN BitVector[PARAMETERS] := 1;
    IF (SMCTRL Available)
        THEN BitVector[SMCTRL] := 1;
    IF (WAKEUP Available)
        THEN BitVector[WAKEUP] := 1;
    EAX := BitVector;
ELSE
    EAX := 0;
END;;

```

**Flags Affected**

None

**Use of Prefixes**

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

**Protected Mode Exceptions**

|     |                  |
|-----|------------------|
| #UD | IF CR4.SMXE = 0. |
|-----|------------------|

**Real-Address Mode Exceptions**

|     |                  |
|-----|------------------|
| #UD | IF CR4.SMXE = 0. |
|-----|------------------|

**Virtual-8086 Mode Exceptions**

|     |                  |
|-----|------------------|
| #UD | IF CR4.SMXE = 0. |
|-----|------------------|

**Compatibility Mode Exceptions**

|     |                  |
|-----|------------------|
| #UD | IF CR4.SMXE = 0. |
|-----|------------------|

## 64-Bit Mode Exceptions

#UD IF CR4.SMXE = 0.

## VM-exit Condition

Reason (GETSEC) IF in VMX non-root operation.

## GETSEC[ENTERACCS] — Execute Authenticated Chipset Code

| Opcode                | Instruction       | Description  |
|-----------------------|-------------------|--|
| NP OF 37<br>(EAX = 2) | GETSEC[ENTERACCS] | Enter authenticated code execution mode.<br>EBX holds the authenticated code module physical base address. ECX holds the authenticated code module size (bytes). |

### Description

The GETSEC[ENTERACCS] function loads, authenticates and executes an authenticated code module using an Intel® TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry.

There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction:

- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and EFLAGS.VM = 0.
- Processor cache must be available and not disabled, that is, CR0.CD and CR0.NW bits must be 0.
- For processor packages containing more than one logical processor, CR0.CD is checked to ensure consistency between enabled logical processors.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not already be in authenticated code execution mode as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENDER] instruction without a subsequent exiting using GETSEC[EXITAC]).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction must also be designated the BSP (boot-strap processor) as defined by IA32\_APIC\_BASE.BSP (Bit 8).

Failure to conform to the above conditions results in the processor signaling a general protection exception.

Prior to execution of the ENTERACCS leaf, other logical processors, i.e., RLPs, in the platform must be:

- Idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated processors), or
- In the SENTER sleep state as initiated by a GETSEC[SENDER] from the initiating logical processor (ILP).

If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS signals a general protection exception. The same requirement and action applies if the other logical processor(s) of the same package do not have CR0.CD = 0.

A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to reaching this point, the processor performs several checks. These include:

- Establish and check the location and size of the specified authenticated code module to be executed by the processor.
- Inhibit the ILP's response to the external events: INIT, A20M, NMI and SMI.
- Broadcast a message to enable protection of memory and I/O from other processor agents.
- Load the designated code module into an authenticated code execution area.
- Isolate the contents of the authenticated code execution area from further state modification by external agents.
- Authenticate the authenticated code module.
- Initialize the initiating logical processor state based on information contained in the authenticated code module header.
- Unlock the Intel® TXT-capable chipset private configuration space and TPM locality 3 space.

- Begin execution in the authenticated code module at the defined entry point.

The GETSEC[ENTERACCS] function requires two additional input parameters in the general purpose registers EBX and ECX. EBX holds the authenticated code (AC) module physical base address (the AC module must reside below 4 GBytes in physical address space) and ECX holds the AC module size (in bytes). The physical base address and size are used to retrieve the code module from system memory and load it into the internal authenticated code execution area. The base physical address is checked to verify it is on a modulo-4096 byte boundary. The size is verified to be a multiple of 64, that it does not exceed the internal authenticated code execution area capacity (as reported by GETSEC[CAPABILITIES]), and that the top address of the AC module does not exceed 32 bits. An error condition results in an abort of the authenticated code execution launch and the signaling of a general protection exception.

As an integrity check for proper processor hardware operation, execution of GETSEC[ENTERACCS] will also check the contents of all the machine check status registers (as reported by the MSRs IA32\_MCI\_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32\_MCG\_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must not be asserted, indicating that no machine check exception processing is currently in progress. These checks are performed prior to initiating the load of the authenticated code module. Any outstanding valid uncorrectable machine check error condition present in these status registers at this point will result in the processor signaling a general protection violation.

The ILP masks the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. This masking remains active until optionally unmasked by GETSEC[EXITAC] (this defined unmasking behavior assumes GETSEC[ENTERACCS] was not executed by a prior GETSEC[SENDER]). The purpose of this masking control is to prevent exposure to existing external event handlers that may not be under the control of the authenticated code module.

The ILP sets an internal flag to indicate it has entered authenticated code execution mode. The state of the A20M pin is likewise masked and forced internally to a de-asserted state so that any external assertion is not recognized during authenticated code execution mode.

To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) access and I/O originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Prior to launching the authenticated execution module using GETSEC[ENTERACCS] or GETSEC[SENDER], the processor's MTRRs (Memory Type Range Registers) must first be initialized to map out the authenticated RAM addresses as WB (writeback). Failure to do so may affect the ability for the processor to maintain isolation of the loaded authenticated code module. If the processor detected this requirement is not met, it will signal an Intel® TXT reset condition with an error code during the loading of the authenticated code module.

While physical addresses within the load module must be mapped as WB, the memory type for locations outside of the module boundaries must be mapped to one of the supported memory types as returned by GETSEC[PARAMETERS] (or UC as default).

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

At the successful completion of GETSEC[ENTERACCS], the architectural state of the processor is partially initialized from contents held in the header of the authenticated code module. The processor GDTR, CS, and DS selectors are initialized from fields within the authenticated code module. Since the authenticated code module must be relocatable, all address references must be relative to the authenticated code module base address in EBX. The processor GDTR base value is initialized to the AC module header field GDTBasePtr + module base address held in EBX and the GDTR limit is set to the value in the GDTLimit field. The CS selector is initialized to the AC module header SegSel field, while the DS selector is initialized to CS + 8. The segment descriptor fields are implicitly initialized to BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write access for DS, and execute/read access for CS. The processor begins the authenticated code module execution with the EIP set to the AC module header EntryPoint field + module base address (EBX). The AC module based fields used for initializing the processor state are checked for consistency and any failure results in a shutdown condition.

A summary of the register state initialization after successful completion of GETSEC[ENTERACCS] is given for the processor in Table 6-4. The paging is disabled upon entry into authenticated code execution mode. The authenticated code module is loaded and initially executed using physical addresses. It is up to the system software after execution of GETSEC[ENTERACCS] to establish a new (or restore its previous) paging environment with an appropriate mapping to meet new protection requirements. EBP is initialized to the authenticated code module base physical address for initial execution in the authenticated environment. As a result, the authenticated code can reference EBP for relative address based references, given that the authenticated code module must be position independent.

**Table 6-4. Register State Initialization after GETSEC[ENTERACCS]**

| Register State                                     | Initialization Status  | Comment  |
|--|--|--|
| CR0  | PG←0, AM←0, WP←0: Others unchanged                           | Paging, Alignment Check, Write-protection are disabled.                      |
| CR4  | MCE←0: Others unchanged                                      | Machine Check Exceptions disabled.   |
| EFLAGS   | 00000002H  |  |
| IA32_EFER  | 0H   | IA-32e mode disabled.  |
| EIP  | AC.base + EntryPoint   | AC.base is in EBX as input to GETSEC[ENTERACCS].                             |
| [E R]BX  | Pre-ENTERACCS state: Next [E R]IP prior to GETSEC[ENTERACCS] | Carry forward 64-bit processor state across GETSEC[ENTERACCS].               |
| ECX  | Pre-ENTERACCS state: [31:16]=GDTR.limit; [15:0]=CS.sel       | Carry forward processor state across GETSEC[ENTERACCS].                      |
| [E R]DX  | Pre-ENTERACCS state: GDTR base                               | Carry forward 64-bit processor state across GETSEC[ENTERACCS].               |
| EBP  | AC.base  |  |
| CS   | Sel=[SegSel], base=0, limit=FFFFFh, G=1, D=1, AR=9BH         |  |
| DS   | Sel=[SegSel] +8, base=0, limit=FFFFFh, G=1, D=1, AR=93H      |  |
| GDTR   | Base= AC.base (EBX) + [GDTBasePtr], Limit=[GDTLimit]         |  |
| DR7  | 00000400H  |  |
| IA32_DEBUGCTL                                      | 0H   |  |
| IA32_MISC_ENABLE                                   | See Table 6-5 for example.                                   | The number of initialized fields may change due to processor implementation. |
| Performance counters and counter control registers | 0H   |  |

The segmentation related processor state that has not been initialized by GETSEC[ENTERACCS] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in ES, SS, FS, GS, TR, and LDTR might not be valid.

The MSR IA32\_EFER is also unconditionally cleared as part of the processor state initialized by ENTERACCS. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be reestablished in order to establish IA-32e mode while operating in authenticated code execution mode.

Debug exception and trap related signaling is also disabled as part of GETSEC[ENTERACCS]. This is achieved by resetting DR7, TF in EFLAGS, and the MSR IA32\_DEBUGCTL. These debug functions are free to be re-enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly initialized following entry into authenticated code execution mode. Also, any pending single-step trap condition will have been cleared upon entry into this mode.

Performance related counters and counter control registers are cleared as part of execution of ENTERACCS. This implies any active performance counters at any time of ENTERACCS execution will be disabled. To reactive the processor performance counters, this state must be re-initialized and re-enabled.

The IA32\_MISC\_ENABLE MSR is initialized upon entry into authenticated execution mode. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings (See the footnote for Table 6-5.). The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. One of the impacts of initializing this MSR is any previous condition established by the MONITOR instruction will be cleared.

To support the possible return to the processor architectural state prior to execution of GETSEC[ENTERACCS], certain critical processor state is captured and stored in the general- purpose registers at instruction completion. [E|R]BX holds effective address ([E|R]IP) of the instruction that would execute next after GETSEC[ENTERACCS], ECX[15:0] holds the CS selector value, ECX[31:16] holds the GDTR limit field, and [E|R]DX holds the GDTR base field. The subsequent authenticated code can preserve the contents of these registers so that this state can be manually restored if needed, prior to exiting authenticated code execution mode with GETSEC[EXITAC]. For the processor state after exiting authenticated code execution mode, see the description of GETSEC[SEXIT].

**Table 6-5. IA32\_MISC\_ENABLE MSR Initialization<sup>1</sup> by ENTERACCS and SENTER**

| Field                                 | Bit position | Description   |
|---------------------------------------|--------------|---|
| Fast strings enable                   | 0            | Clear to 0.   |
| FOPCODE compatibility mode enable     | 2            | Clear to 0.   |
| Thermal monitor enable                | 3            | Set to 1 if other thermal monitor capability is not enabled. <sup>2</sup> |
| Split-lock disable                    | 4            | Clear to 0.   |
| Bus lock on cache line splits disable | 8            | Clear to 0.   |
| Hardware prefetch disable             | 9            | Clear to 0.   |
| GV1/2 legacy enable                   | 15           | Clear to 0.   |
| MONITOR/MWAIT s/m enable              | 18           | Clear to 0.   |
| Adjacent sector prefetch disable      | 19           | Clear to 0.   |

#### NOTES:

1. The number of IA32\_MISC\_ENABLE fields that are initialized may vary due to processor implementations.
2. ENTERACCS (and SENTER) initialize the state of processor thermal throttling such that at least a minimum level is enabled. If thermal throttling is already enabled when executing one of these GETSEC leaves, then no change in the thermal throttling control settings will occur. If thermal throttling is disabled, then it will be enabled via setting of the thermal throttle control bit 3 as a result of executing these GETSEC leaves.

The IDTR will also require reloading with a new IDT context after entering authenticated code execution mode, before any exceptions or the external interrupts INTR and NMI can be handled. Since external interrupts are re-enabled at the completion of authenticated code execution mode (as terminated with EXITAC), it is recommended that a new IDT context be established before this point. Until such a new IDT context is established, the programmer must take care in not executing an INT n instruction or any other operation that would result in an exception or trap signaling.

Prior to completion of the GETSEC[ENTERACCS] instruction and after successful authentication of the AC module, the private configuration space of the Intel TXT chipset is unlocked. The authenticated code module alone can gain access to this normally restricted chipset state for the purpose of securing the platform.

Once the authenticated code module is launched at the completion of GETSEC[ENTERACCS], it is free to enable interrupts by setting EFLAGS.IF and enable NMI by execution of IRET. This presumes that it has re-established interrupt handling support through initialization of the IDT, GDT, and corresponding interrupt handling code.

### Operation in a Uni-Processor Platform

(\* The state of the internal flag ACMODEFLAG persists across instruction boundary \*)

```

IF (CR4.SMXE=0)
    THEN #UD;
ELSIF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported)
    THEN #UD;
ELSIF ((in VMX operation) or
    (CR0.PE=0) or (CR0.CD=1) or (CR0.NW=1) or (CR0.NE=0) or
    (CPL>0) or (EFLAGS.VM=1) or
    (IA32_APIC_BASE.BSP=0) or
    (TXT chipset not present) or
    (ACMODEFLAG=1) or (IN_SMM=1))
    THEN #GP(0);
IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0)
    FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
        IF (IA32_MCG[I].STATUS = uncorrectable error)
            THEN #GP(0);
    OD;
FI;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
    THEN #GP(0);
ACBASE := EBX;
ACSIZE := ECX;
IF (((ACBASE MOD 4096) ≠ 0) or ((ACSIZE MOD 64) ≠ 0) or (ACSIZE < minimum module size) OR (ACSIZE > authenticated RAM
capacity)) or ((ACBASE+ACSIZE) > (2^32 -1)))
    THEN #GP(0);
IF (secondary thread(s) CR0.CD = 1) or ((secondary thread(s) NOT(wait-for-SIPI)) and
    (secondary thread(s) not in SENTER sleep state)
    THEN #GP(0);
Mask SMI, INIT, A20M, and NMI external pin events;
IA32_MISC_ENABLE := (IA32_MISC_ENABLE & MASK_CONST*)
(* The hexadecimal value of MASK_CONST may vary due to processor implementations *)
A20M := 0;
IA32_DEBUGCTL := 0;
Invalidate processor TLB(s);
Drain Outgoing Transactions;
ACMODEFLAG := 1;
SignalTXTMessage(ProcessorHold);
Load the internal ACRAM based on the AC module size;
(* Ensure that all ACRAM loads hit Write Back memory space *)
IF (ACRAM memory type ≠ WB)
    THEN TXT-SHUTDOWN(#BadACMMType);
IF (AC module header version isnot supported) OR (ACRAM[ModuleType] ≠ 2)
    THEN TXT-SHUTDOWN(#UnsupportedACM);
(* Authenticate the AC Module and shutdown with an error if it fails *)

```



```

KEY := GETKEY(ACRAM, ACBASE);
KEYHASH := HASH(KEY);
CSKEYHASH := READ(TXT.PUBLIC.KEY);
IF (KEYHASH ≠ CSKEYHASH)
    THEN TXT-SHUTDOWN(#AuthenticateFail);
SIGNATURE := DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE_LEN_CONST is implementation-specific*)
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
    ACRAM[SCRATCH.I] := SIGNATURE[I];
COMPUTEDSIGNATURE := HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
    ACRAM[SCRATCH.SIGNATURE_LEN_CONST+I] := COMPUTEDSIGNATURE[I];
IF (SIGNATURE ≠ COMPUTEDSIGNATURE)
    THEN TXT-SHUTDOWN(#AuthenticateFail);
ACMCONTROL := ACRAM[CodeControl];
IF ((ACMCONTROL.0 = 0) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
    THEN TXT-SHUTDOWN(#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set)
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch_size)) OR
    ((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE))
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACMCONTROL.0 = 1) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
    THEN ACEntryPoint := ACBASE+ACRAM[ErrorEntryPoint];
ELSE
    ACEntryPoint := ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) OR (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch_size))) THEN TXT-SHUTDOWN(#BadACMFormat);
IF (ACRAM[GDTLimit] & FFFF0000h)
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SegSel] > (ACRAM[GDTLimit] - 15)) OR (ACRAM[SegSel] < 8))
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SegSel].TI=1) OR (ACRAM[SegSel].RPL≠0))
    THEN TXT-SHUTDOWN(#BadACMFormat);
CRO.[PG.AM.WP] := 0;
CR4.MCE := 0;
EFLAGS := 00000002h;
IA32_EFER := 0h;
[E|R]BX := [E|R]IP of the instruction after GETSEC[ENTERACCS];
ECX := Pre-GETSEC[ENTERACCS] GDT.limit:CS.sel;
[E|R]DX := Pre-GETSEC[ENTERACCS] GDT.base;
EBP := ACBASE;
GDTR.BASE := ACBASE+ACRAM[GDTBasePtr];
GDTR.LIMIT := ACRAM[GDTLimit];
CS.SEL := ACRAM[SegSel];
CS.BASE := 0;
CS.LIMIT := FFFFFFFh;
CS.G := 1;
CS.D := 1;
CS.AR := 9Bh;
DS.SEL := ACRAM[SegSel]+8;
DS.BASE := 0;
DS.LIMIT := FFFFFFFh;
DS.G := 1;
DS.D := 1;

```

```

DS.AR := 93h;
DR7 := 00000400h;
IA32_DEBUGCTL := 0;
SignalTXTMsg(OpenPrivate);
SignalTXTMsg(OpenLocality3);
EIP := ACEnterPoint;
END;

```

### Flags Affected

All flags are cleared.

### Use of Prefixes

|                   |  |
|-------------------|--|
| LOCK              | Causes #UD.  |
| REP*              | Cause #UD (includes REPNE/REPZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.  |
| NP                | 66/F2/F3 prefixes are not allowed.                 |
| Segment overrides | Ignored.   |
| Address size      | Ignored.   |
| REX               | Ignored.   |

### Protected Mode Exceptions

|        |  |
|--------|--|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].</p>  |
| #GP(0) | <p>If CR0.CD = 1 or CR0.NW = 1 or CR0.NE = 0 or CR0.PE = 0 or CPL &gt; 0 or EFLAGS.VM = 1.</p> <p>If a Intel® TXT-capable chipset is not present.</p> <p>If in VMX root operation.</p> <p>If the initiating processor is not designated as the bootstrap processor via the MSR bit IA32_APIC_BASE.BSP.</p> <p>If the processor is already in authenticated code execution mode.</p> <p>If the processor is in SMM.</p> <p>If a valid uncorrectable machine check error is logged in IA32_MC[I]_STATUS.</p> <p>If the authenticated code base is not on a 4096 byte boundary.</p> <p>If the authenticated code size &gt; processor internal authenticated code area capacity.</p> <p>If the authenticated code size is not modulo 64.</p> <p>If other enabled logical processor(s) of the same package CR0.CD = 1.</p> <p>If other enabled logical processor(s) of the same package are not in the wait-for-SIPI or SENTER sleep state.</p> |

### Real-Address Mode Exceptions

|        |   |
|--------|---|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].</p> |
| #GP(0) | GETSEC[ENTERACCS] is not recognized in real-address mode.   |

### Virtual-8086 Mode Exceptions

|        |   |
|--------|---|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].</p> |
| #GP(0) | GETSEC[ENTERACCS] is not recognized in virtual-8086 mode.   |

### Compatibility Mode Exceptions

All protected mode exceptions apply.

#GP IF AC code module does not reside in physical address below  $2^{32} - 1$ .

### 64-Bit Mode Exceptions

All protected mode exceptions apply.

#GP IF AC code module does not reside in physical address below  $2^{32} - 1$ .

### VM-exit Condition

Reason (GETSEC) IF in VMX non-root operation.

## GETSEC[EXITAC]—Exit Authenticated Code Execution Mode

| Opcode              | Instruction    | Description  |
|---------------------|----------------|--|
| NP OF 37<br>(EAX=3) | GETSEC[EXITAC] | Exit authenticated code execution mode.<br>RBX holds the Near Absolute Indirect jump target and EDX hold the exit parameter flags. |

### Description

The GETSEC[EXITAC] leaf function exits the ILP out of authenticated code execution mode established by GETSEC[ENTERACCS] or GETSEC[SENDER]. The EXITAC leaf of GETSEC is selected with EAX set to 3 at entry. EBX (or RBX, if in 64-bit mode) holds the near jump target offset for where the processor execution resumes upon exiting authenticated code execution mode. EDX contains additional parameter control information. Currently only an input value of 0 in EDX is supported. All other EDX settings are considered reserved and result in a general protection violation.

GETSEC[EXITAC] can only be executed if the processor is in protected mode with CPL = 0 and EFLAGS.VM = 0. The processor must also be in authenticated code execution mode. To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it is in SMM or in VMX operation. A violation of these conditions results in a general protection violation.

Upon completion of the GETSEC[EXITAC] operation, the processor unmask responses to external event signals INIT#, NMI#, and SMI#. This unmasking is performed conditionally, based on whether the authenticated code execution mode was entered via execution of GETSEC[SENDER] or GETSEC[ENTERACCS]. If the processor is in authenticated code execution mode due to the execution of GETSEC[SENDER], then these external event signals will remain masked. In this case, A20M is kept disabled in the measured environment until the measured environment executes GETSEC[SEXIT]. INIT# is unconditionally unmasked by EXITAC. Note that any events that are pending, but have been blocked while in authenticated code execution mode, will be recognized at the completion of the GETSEC[EXITAC] instruction if the pin event is unmasked.

The intent of providing the ability to optionally leave the pin events SMI#, and NMI# masked is to support the completion of a measured environment bring-up that makes use of VMX. In this envisioned security usage scenario, these events will remain masked until an appropriate virtual machine has been established in order to field servicing of these events in a safer manner. Details on when and how events are masked and unmasked in VMX operation are described in *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C*. It should be cautioned that if no VMX environment is to be activated following GETSEC[EXITAC], that these events will remain masked until the measured environment is exited with GETSEC[SEXIT]. If this is not desired then the GETSEC function SMCTRL(0) can be used for unmasking SMI# in this context. NMI# can be correspondingly unmasked by execution of IRET.

A successful exit of the authenticated code execution mode requires the ILP to perform additional steps as outlined below:

- Invalidate the contents of the internal authenticated code execution area.
- Invalidate processor TLBs.
- Clear the internal processor AC Mode indicator flag.
- Re-lock the TPM locality 3 space.
- Unlock the Intel® TXT-capable chipset memory and I/O protections to allow memory and I/O activity by other processor agents.
- Perform a near absolute indirect jump to the designated instruction location.

The content of the authenticated code execution area is invalidated by hardware in order to protect it from further use or visibility. This internal processor storage area can no longer be used or relied upon after GETSEC[EXITAC]. Data structures need to be re-established outside of the authenticated code execution area if they are to be referenced after EXITAC. Since addressed memory content formerly mapped to the authenticated code execution area may no longer be coherent with external system memory after EXITAC, processor TLBs in support of linear to physical address translation are also invalidated.

Upon completion of GETSEC[EXITAC] a near absolute indirect transfer is performed with EIP loaded with the contents of EBX (based on the current operating mode size). In 64-bit mode, all 64 bits of RBX are loaded into RIP if REX.W precedes GETSEC[EXITAC]. Otherwise RBX is treated as 32 bits even while in 64-bit mode. Conventional CS limit checking is performed as part of this control transfer. Any exception conditions generated as part of this control transfer will be directed to the existing IDT; thus it is recommended that an IDTR should also be established prior to execution of the EXITAC function if there is a need for fault handling. In addition, any segmentation related (and paging) data structures to be used after EXITAC should be re-established or validated by the authenticated code prior to EXITAC.

In addition, any segmentation related (and paging) data structures to be used after EXITAC need to be re-established and mapped outside of the authenticated RAM designated area by the authenticated code prior to EXITAC. Any data structure held within the authenticated RAM allocated area will no longer be accessible after completion by EXITAC.

### Operation

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

```
IF (CR4.SMXE=0)
    THEN #UD;
ELSIF ( in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported)
    THEN #UD;
ELSIF ((in VMX operation) or ( in 64-bit mode) and ( RBX is non-canonical) )
    (CR0.PE=0) or (CPL>0) or (EFLAGS.VM=1) or
    (ACMODEFLAG=0) or (IN_SMM=1)) or (EDX ≠ 0))
    THEN #GP(0);
IF (OperandSize = 32)
    THEN tempEIP := EBX;
ELSIF (OperandSize = 64)
    THEN tempEIP := RBX;
ELSE
    tempEIP := EBX AND 0000FFFFH;
IF (tempEIP > code segment limit)
    THEN #GP(0);
Invalidate ACRAM contents;
Invalidate processor TLB(s);
Drain outgoing messages;
SignalTXTMsg(CloseLocality3);
SignalTXTMsg(LockSMRAM);
SignalTXTMsg(ProcessorRelease);
Unmask INIT;
IF (SENERFLAG=0)
    THEN Unmask SMI, INIT, NMI, and A20M pin event;
ELSEIF (IA32_SMM_MONITOR_CTL[0] = 0)
    THEN Unmask SMI pin event;
ACMODEFLAG := 0;
IF IA32_EFER.LMA == 1
    THEN CR3 := R8;
EIP := tempEIP;
END;
```

### Flags Affected

None.

**Use of Prefixes**

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX.W             | Sets 64-bit mode Operand size attribute.            |

**Protected Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES].   |
| #GP(0) | If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.<br>If in VMX root operation.<br>If the processor is not currently in authenticated code execution mode.<br>If the processor is in SMM.<br>If any reserved bit position is set in the EDX parameter register. |

**Real-Address Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[EXITAC] is not recognized in real-address mode.                                      |

**Virtual-8086 Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[EXITAC] is not recognized in virtual-8086 mode.                                      |

**Compatibility Mode Exceptions**

All protected mode exceptions apply.

**64-Bit Mode Exceptions**

All protected mode exceptions apply.

|        |  |
|--------|--|
| #GP(0) | If the target address in RBX is not in a canonical form. |
|--------|--|

**VM-Exit Condition**

|                 |                               |
|-----------------|-------------------------------|
| Reason (GETSEC) | IF in VMX non-root operation. |
|-----------------|-------------------------------|

## GETSEC[SENTER]—Enter a Measured Environment

| Opcode              | Instruction    | Description  |
|---------------------|----------------|--|
| NP OF 37<br>(EAX=4) | GETSEC[SENTER] | Launch a measured environment.<br>EBX holds the SINIT authenticated code module physical base address.<br>ECX holds the SINIT authenticated code module size (bytes).<br>EDX controls the level of functionality supported by the measured environment launch. |

### Description

The GETSEC[SENTER] instruction initiates the launch of a measured environment and places the initiating logical processor (ILP) into the authenticated code execution mode. The SENTER leaf of GETSEC is selected with EAX set to 4 at execution. The physical base address of the AC module to be loaded and authenticated is specified in EBX. The size of the module in bytes is specified in ECX. EDX controls the level of functionality supported by the measured environment launch. To enable the full functionality of the protected environment launch, EDX must be initialized to zero.

The authenticated code base address and size parameters (in bytes) are passed to the GETSEC[SENTER] instruction using EBX and ECX respectively. The ILP evaluates the contents of these registers according to the rules for the AC module address in GETSEC[ENTERACCS]. AC module execution follows the same rules, as set by GETSEC[ENTERACCS].

The launching software must ensure that the TPM.ACCESS\_0.activeLocality bit is clear before executing the GETSEC[SENTER] instruction.

There are restrictions enforced by the processor for execution of the GETSEC[SENTER] instruction:

- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and EFLAGS.VM = 0.
- Processor cache must be available and not disabled using the CR0.CD and NW bits.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not be in authenticated code execution mode or already in a measured environment (as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[SENTER] instruction must also be designated the BSP (boot-strap processor) as defined by IA32\_APIC\_BASE.BSP (Bit 8).
- EDX must be initialized to a setting supportable by the processor. Unless enumeration by the GETSEC[PARAMETERS] leaf reports otherwise, only a value of zero is supported.

Failure to abide by the above conditions results in the processor signaling a general protection violation.

This instruction leaf starts the launch of a measured environment by initiating a rendezvous sequence for all logical processors in the platform. The rendezvous sequence involves the initiating logical processor sending a message (by executing GETSEC[SENTER]) and other responding logical processors (RLPs) acknowledging the message, thus synchronizing the RLP(s) with the ILP.

In response to a message signaling the completion of rendezvous, RLPs clear the bootstrap processor indicator flag (IA32\_APIC\_BASE.BSP) and enter an SENTER sleep state. In this sleep state, RLPs enter an idle processor condition while waiting to be activated after a measured environment has been established by the system executive. RLPs in the SENTER sleep state can only be activated by the GETSEC leaf function WAKEUP in a measured environment.

A successful launch of the measured environment results in the initiating logical processor entering the authenticated code execution mode. Prior to reaching this point, the ILP performs the following steps internally:

- Inhibit processor response to the external events: INIT, A20M, NMI, and SMI.
- Establish and check the location and size of the authenticated code module to be executed by the ILP.
- Check for the existence of an Intel® TXT-capable chipset.
- Verify the current power management configuration is acceptable.
- Broadcast a message to enable protection of memory and I/O from activities from other processor agents.
- Load the designated AC module into authenticated code execution area.
- Isolate the content of authenticated code execution area from further state modification by external agents.
- Authenticate the AC module.
- Updated the Trusted Platform Module (TPM) with the authenticated code module's hash.
- Initialize processor state based on the authenticated code module header information.
- Unlock the Intel® TXT-capable chipset private configuration register space and TPM locality 3 space.
- Begin execution in the authenticated code module at the defined entry point.

As an integrity check for proper processor hardware operation, execution of GETSEC[SENDER] will also check the contents of all the machine check status registers (as reported by the MSRs IA32\_MCI\_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32\_MCG\_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must be not asserted, indicating that no machine check exception processing is currently in-progress. These checks are performed twice: once by the ILP prior to the broadcast of the rendezvous message to RLPs, and later in response to RLPs acknowledging the rendezvous message. Any outstanding valid uncorrectable machine check error condition present in the machine check status registers at the first check point will result in the ILP signaling a general protection violation. If an outstanding valid uncorrectable machine check error condition is present at the second check point, then this will result in the corresponding logical processor signaling the more severe TXT-shutdown condition with an error code of 12.

Before loading and authentication of the target code module is performed, the processor also checks that the current voltage and bus ratio encodings correspond to known good values supportable by the processor. The MSR IA32\_PERF\_STATUS values are compared against either the processor supported maximum operating target setting, system reset setting, or the thermal monitor operating target. If the current settings do not meet any of these criteria then the SENTER function will attempt to change the voltage and bus ratio select controls in a processor-specific manner. This adjustment may be to the thermal monitor, minimum (if different), or maximum operating target depending on the processor.

This implies that some thermal operating target parameters configured by BIOS may be overridden by SENTER. The measured environment software may need to take responsibility for restoring such settings that are deemed to be safe, but not necessarily recognized by SENTER. If an adjustment is not possible when an out of range setting is discovered, then the processor will abort the measured launch. This may be the case for chipset controlled settings of these values or if the controllability is not enabled on the processor. In this case it is the responsibility of the external software to program the chipset voltage ID and/or bus ratio select settings to known good values recognized by the processor, prior to executing SENTER.

## NOTE

For a mobile processor, an adjustment can be made according to the thermal monitor operating target. For a quad-core processor the SENTER adjustment mechanism may result in a more conservative but non-uniform voltage setting, depending on the pre-SENDER settings per core.

The ILP and RLPs mask the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. The purpose of this masking control is to prevent exposure to existing external event handlers until a protected handler has been put in place to directly handle these events. Masked external pin events may be unmasked conditionally or unconditionally via the GETSEC[EXITAC], GETSEC[SEXIT], GETSEC[SMCTRL] or for specific VMX related operations such as a VM entry or the VMXOFF instruction (see respective GETSEC leaves and *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C* for more details). The state of the A20M pin is masked and forced internally to a de-asserted state so that external assertion is not recognized. A20M masking as set by



GETSEC[SENDER] is undone only after taking down the measured environment with the GETSEC[SEXIT] instruction or processor reset. INTR is masked by simply clearing the EFLAGS.IF bit. It is the responsibility of system software to control the processor response to INTR through appropriate management of EFLAGS.

To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) and I/O activities originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Once the authenticated code module has been loaded into the authenticated code execution area, it is protected against further modification from external bus snoops. There is also a requirement that the memory type for the authenticated code module address range be WB (via initialization of the MTRRs prior to execution of this instruction). If this condition is not satisfied, it is a violation of security and the processor will force a TXT system reset (after writing an error code to the chipset LT.ERRORCODE register). This action is referred to as a Intel® TXT reset condition. It is performed when it is considered unreliable to signal an error through the conventional exception reporting mechanism.

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

Once successful authentication has been completed by the ILP, the computed hash is stored in a trusted storage facility in the platform. The following trusted storage facilities are supported:

- If the platform register FTM\_INTERFACE\_ID.[bits 3:0] = 0, the computed hash is stored to the platform's TPM at PCR17 after this register is implicitly reset. PCR17 is a dedicated register for holding the computed hash of the authenticated code module loaded and subsequently executed by the GETSEC[SENDER]. As part of this process, the dynamic PCRs 18-22 are reset so they can be utilized by subsequently software for registration of code and data modules.
- If the platform register FTM\_INTERFACE\_ID.[bits 3:0] = 1, the computed hash is stored in a firmware trusted module (FTM) using a modified protocol similar to the protocol used to write to TPM's PCR17.

After successful execution of SENTER, either PCR17 (if FTM is not enabled) or the FTM (if enabled) contains the measurement of AC code and the SENTER launching parameters.

After authentication is completed successfully, the private configuration space of the Intel® TXT-capable chipset is unlocked so that the authenticated code module and measured environment software can gain access to this normally restricted chipset state. The Intel® TXT-capable chipset private configuration space can be locked later by software writing to the chipset LT.CMD.CLOSE-PRIVATE register or unconditionally using the GETSEC[SEXIT] instruction.

The SENTER leaf function also initializes some processor architecture state for the ILP from contents held in the header of the authenticated code module. Since the authenticated code module is relocatable, all address references are relative to the base address passed in via EBX. The ILP GDTR base value is initialized to EBX + [GDTBasePtr] and GDTR limit set to [GDTLimit]. The CS selector is initialized to the value held in the AC module header field SegSel, while the DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized implicitly with BASE=0, LIMIT=FFFFh, G=1, D=1, P=1, S=1, read/write/accessed for DS, SS, and ES, while execute/read/accessed for CS. Execution in the authenticated code module for the ILP begins with the EIP set to EBX + [EntryPoint]. AC module defined fields used for initializing processor state are consistency checked with a failure resulting in an TXT-shutdown condition.

Table 6-6 provides a summary of processor state initialization for the ILP and RLP(s) after successful completion of GETSEC[SENDER]. For both ILP and RLP(s), paging is disabled upon entry to the measured environment. It is up to the ILP to establish a trusted paging environment, with appropriate mappings, to meet protection requirements established during the launch of the measured environment. RLP state initialization is not completed until a subsequent wake-up has been signaled by execution of the GETSEC[WAKEUP] function by the ILP.

**Table 6-6. Register State Initialization after GETSEC[SENDER] and GETSEC[WAKEUP]**

| Register State                                     | ILP after GETSEC[SENDER]  | RLP after GETSEC[WAKEUP]   |
|--|---|--|
| CR0  | PG←0, AM←0, WP←0; Others unchanged                                  | PG←0, CD←0, NW←0, AM←0, WP←0; PE←1, NE←1                                     |
| CR4  | 00004000H   | 00004000H  |
| EFLAGS   | 00000002H   | 00000002H  |
| IA32_EFER  | 0H  | 0  |
| EIP  | [EntryPoint from MLE header <sup>1</sup> ]                          | [LT.MLE.JOIN + 12]   |
| EBX  | Unchanged [SINIT.BASE]  | Unchanged  |
| EDX  | SENDER control flags  | Unchanged  |
| EBP  | SINIT.BASE  | Unchanged  |
| CS   | Sel=[SINIT SegSel], base=0, limit=FFFFFh, G=1, D=1, AR=9BH          | Sel = [LT.MLE.JOIN + 8], base = 0, limit = FFFFFH, G = 1, D = 1, AR = 9BH    |
| DS, ES, SS   | Sel=[SINIT SegSel] +8, base=0, limit=FFFFFh, G=1, D=1, AR=93H       | Sel = [LT.MLE.JOIN + 8] +8, base = 0, limit = FFFFFH, G = 1, D = 1, AR = 93H |
| GDTR   | Base= SINIT.base (EBX) + [SINIT.GDTBasePtr], Limit=[SINIT.GDTLimit] | Base = [LT.MLE.JOIN + 4], Limit = [LT.MLE.JOIN]                              |
| DR7  | 00000400H   | 00000400H  |
| IA32_DEBUGCTL                                      | 0H  | 0H   |
| Performance counters and counter control registers | 0H  | 0H   |
| IA32_MISC_ENABLE                                   | See Table 6-5   | See Table 6-5  |
| IA32_SMM_MONITOR_CTL                               | Bit 2←0   | Bit 2←0  |

**NOTES:**

1. See *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide* for MLE header format.

Segmentation related processor state that has not been initialized by GETSEC[SENDER] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in FS, GS, TR, and LDTR may no longer be valid. The IDTR will also require reloading with a new IDT context after launching the measured environment before exceptions or the external interrupts INTR and NMI can be handled. In the meantime, the programmer must take care in not executing an INT n instruction or any other condition that would result in an exception or trap signaling.

Debug exception and trap related signaling is also disabled as part of execution of GETSEC[SENDER]. This is achieved by clearing DR7, TF in EFLAGS, and the MSR IA32\_DEBUGCTL as defined in Table 6-6. These can be re-enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly re-initialized following SENTER. Also, any pending single-step trap condition will be cleared at the completion of SENTER for both the ILP and RLP(s).

Performance related counters and counter control registers are cleared as part of execution of SENTER on both the ILP and RLP. This implies any active performance counters at the time of SENTER execution will be disabled. To reactive the processor performance counters, this state must be re-initialized and re-enabled.

Since MCE along with all other state bits (with the exception of SMXE) are cleared in CR4 upon execution of SENTER processing, any enabled machine check error condition that occurs will result in the processor performing the TXT-

shutdown action. This also applies to an RLP while in the SENTER sleep state. For each logical processor CR4.MCE must be reestablished with a valid machine check exception handler to otherwise avoid an TXT-shutdown under such conditions.

The MSR IA32\_EFER is also unconditionally cleared as part of the processor state initialized by SENTER for both the ILP and RLP. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be re-established if it is desired to enable IA-32e mode while operating in authenticated code execution mode.

The miscellaneous feature control MSR, IA32\_MISC\_ENABLE, is initialized as part of the measured environment launch. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings. See the footnote for Table 6-5 The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. Among the impact of initializing this MSR, any previous condition established by the MONITOR instruction will be cleared.

#### Effect of MSR IA32\_FEATURE\_CONTROL MSR

Bits 15:8 of the IA32\_FEATURE\_CONTROL MSR affect the execution of GETSEC[SENTER]. These bits consist of two fields:

- Bit 15: a global enable control for execution of SENTER.
- Bits 14:8: a parameter control field providing the ability to qualify SENTER execution based on the level of functionality specified with corresponding EDX parameter bits 6:0.

The layout of these fields in the IA32\_FEATURE\_CONTROL MSR is shown in Table 6-1.

Prior to the execution of GETSEC[SENTER], the lock bit of IA32\_FEATURE\_CONTROL MSR must be bit set to affirm the settings to be used. Once the lock bit is set, only a power-up reset condition will clear this MSR. The IA32\_FEATURE\_CONTROL MSR must be configured in accordance to the intended usage at platform initialization. Note that this MSR is only available on SMX or VMX enabled processors. Otherwise, IA32\_FEATURE\_CONTROL is treated as reserved.

The *Intel® Trusted Execution Technology Measured Launched Environment Programming Guide* provides additional details and requirements for programming measured environment software to launch in an Intel TXT platform.

#### Operation in a Uni-Processor Platform

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

##### GETSEC[SENTER] (ILP only):

```
IF (CR4.SMXE=0)
    THEN #UD;
ELSE IF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
    THEN #UD;
ELSE IF ((in VMX root operation) or
    (CR0.PE=0) or (CR0.CD=1) or (CR0.NW=1) or (CR0.NE=0) or
    (CPL>0) or (EFLAGS.VM=1) or
    (IA32_APIC_BASE.BSP=0) or (TXT chipset not present) or
    (SENTERFLAG=1) or (ACMODEFLAG=1) or (IN_SMM=1) or
    (TPM interface is not present) or
    (EDX ≠ (SENTER_EDX_support_mask & EDX)) or
    (IA32_FEATURE_CONTROL[0]=0) or (IA32_FEATURE_CONTROL[15]=0) or
    ((IA32_FEATURE_CONTROL[14:8] & EDX[6:0]) ≠ EDX[6:0]))
    THEN #GP(0);
IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0)
    FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
        IF IA32_MCG[I].STATUS = uncorrectable error
            THEN #GP(0);
    FI;
OD;
```

```

FI;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
    THEN #GP(0);
ACBASE := EBX;
ACSIZE := ECX;
IF (((ACBASE MOD 4096) ≠ 0) or ((ACSIZE MOD 64) ≠ 0) or (ACSIZE < minimum
    module size) or (ACSIZE > AC RAM capacity) or ((ACBASE+ACSIZE) > (2^32 -1)))
    THEN #GP(0);
Mask SMI, INIT, A20M, and NMI external pin events;
SignalTXTMsg(SENTER);
DO
WHILE (no SignalSENTER message);

```

#### **TXT\_SENTER\_\_MSG\_EVENT (ILP & RLP):**

```

Mask and clear SignalSENTER event;
Unmask SignalSEXIT event;
IF (in VMX operation)
    THEN TXT-SHUTDOWN(#IllegalEvent);
FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
    IF IA32_MC[I]_STATUS = uncorrectable error
        THEN TXT-SHUTDOWN(#UnrecovMCErr);
FI;
OD;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
    THEN TXT-SHUTDOWN(#UnrecovMCErr);
IF (Voltage or bus ratio status are NOT at a known good state)
    THEN IF (Voltage select and bus ratio are internally adjustable)
        THEN
            Make product-specific adjustment on operating parameters;
        ELSE
            TXT-SHUTDOWN(#IllegalVIDBRatio);
FI;

```

```

IA32_MISC_ENABLE := (IA32_MISC_ENABLE & MASK_CONST*)
(* The hexadecimal value of MASK_CONST may vary due to processor implementations *)
A20M := 0;
IA32_DEBUGCTL := 0;
Invalidate processor TLB(s);
Drain outgoing transactions;
Clear performance monitor counters and control;
SENTERFLAG := 1;
SignalTXTMsg(SENTERAck);
IF (logical processor is not ILP)
    THEN GOTO RLP_SENTER_ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
    DONE := TXT.READ(LT.STS);
WHILE (not DONE);
SignalTXTMsg(SENTERContinue);
SignalTXTMsg(ProcessorHold);
FOR I=ACBASE to ACPBASE+ACSIZE-1 DO
    ACPRAM[I-ACBASE].ADDR := I;
    ACPRAM[I-ACBASE].DATA := LOAD(I);
OD;

```

```

IF (ACRAM memory type ≠ WB)
    THEN TXT-SHUTDOWN(#BadACMMType);
IF (AC module header version is not supported) OR (ACRAM[ModuleType] ≠ 2)
    THEN TXT-SHUTDOWN(#UnsupportedACM);
KEY := GETKEY(ACRAM, ACBASE);
KEYHASH := HASH(KEY);
CSKEYHASH := LT.READ(LT.PUBLIC.KEY);
IF (KEYHASH ≠ CSKEYHASH)
    THEN TXT-SHUTDOWN(#AuthenticateFail);
SIGNATURE := DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE_LEN_CONST is implementation-specific*)
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
    ACRAM[SCRATCH.I] := SIGNATURE[I];
COMPUTEDSIGNATURE := HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
    ACRAM[SCRATCH.SIGNATURE_LEN_CONST+I] := COMPUTEDSIGNATURE[I];
IF (SIGNATURE ≠ COMPUTEDSIGNATURE)
    THEN TXT-SHUTDOWN(#AuthenticateFail);
ACMCONTROL := ACRAM[CodeControl];
IF ((ACMCONTROL.0 = 0) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
    THEN TXT-SHUTDOWN(#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set)
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch_size)) OR
    ((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE))
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACMCONTROL.0 = 1) and (ACMCONTROL.1 = 1) and (snoop hit to modified
    line detected on ACRAM load))
    THEN ACEntryPoint := ACBASE+ACRAM[ErrorEntryPoint];
ELSE
    ACEntryPoint := ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) or (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch_size)))
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SegSel] > (ACRAM[GDTLimit] - 15)) or (ACRAM[SegSel] < 8))
    THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SegSel].TI=1) or (ACRAM[SegSel].RPL≠0))
    THEN TXT-SHUTDOWN(#BadACMFormat);

IF (FTM_INTERFACE_ID.[3:0] = 1 ) (* Alternate FTM Interface has been enabled *)
    THEN (* TPM_LOC_CTRL_4 is located at 0FED44008H, TMP_DATA_BUFFER_4 is located at 0FED44080H *)
        WRITE(TPM_LOC_CTRL_4) := 01H; (* Modified HASH.START protocol *)
        (* Write to firmware storage *)
        WRITE(TPM_DATA_BUFFER_4) := SIGNATURE_LEN_CONST + 4;
        FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
            WRITE(TPM_DATA_BUFFER_4 + 2 + I) := ACRAM[SCRATCH.I];
            WRITE(TPM_DATA_BUFFER_4 + 2 + SIGNATURE_LEN_CONST) := EDX;
            WRITE(FTM.LOC_CTRL) := 06H; (* Modified protocol combining HASH.DATA and HASH.END *)
        ELSE IF (FTM_INTERFACE_ID.[3:0] = 0 ) (* Use standard TPM Interface *)
            ACRAM[SCRATCH.SIGNATURE_LEN_CONST] := EDX;
            WRITE(TPM.HASH.START) := 0;
            FOR I=0 to SIGNATURE_LEN_CONST + 3 DO
                WRITE(TPM.HASH.DATA) := ACRAM[SCRATCH.I];
                WRITE(TPM.HASH.END) := 0;
FI;

```

```
ACMODEFLAG := 1;
CR0.[PG.AM.WP] := 0;
CR4 := 00004000h;
EFLAGS := 00000002h;
IA32_EFER := 0;
EBP := ACBASE;
GDTR.BASE := ACBASE+ACRAM[GDTBasePtr];
GDTR.LIMIT := ACRAM[GDTLimit];
CS.SEL := ACRAM[SegSel];
CS.BASE := 0;
CS.LIMIT := FFFFFFFh;
CS.G := 1;
CS.D := 1;
CS.AR := 9Bh;
DS.SEL := ACRAM[SegSel]+8;
DS.BASE := 0;
DS.LIMIT := FFFFFFFh;
DS.G := 1;
DS.D := 1;
DS.AR := 93h;
SS := DS;
ES := DS;
DR7 := 00000400h;
IA32_DEBUGCTL := 0;
SignalTXTMsg(UnlockSMRAM);
SignalTXTMsg(OpenPrivate);
SignalTXTMsg(OpenLocality3);
EIP := ACEntryPoint;
END;
```

```
RLP_SENTER_ROUTINE: (RLP only)
Mask SMI, INIT, A20M, and NMI external pin events
Unmask SignalWAKEUP event;
Wait for SignalSENTERContinue message;
IA32_APIC_BASE.BSP := 0;
GOTO SENTER sleep state;
END;
```

Flags Affected

All flags are cleared.

Use of Prefixes

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

**Protected Mode Exceptions**

|        |  |
|--------|--|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].</p>   |
| #GP(0) | <p>If CR0.CD = 1 or CR0.NW = 1 or CR0.NE = 0 or CR0.PE = 0 or CPL &gt; 0 or EFLAGS.VM = 1.</p> <p>If in VMX root operation.</p> <p>If the initiating processor is not designated as the bootstrap processor via the MSR bit IA32_APIC_BASE.BSP.</p> <p>If an Intel® TXT-capable chipset is not present.</p> <p>If an Intel® TXT-capable chipset interface to TPM is not detected as present.</p> <p>If a protected partition is already active or the processor is already in authenticated code mode.</p> <p>If the processor is in SMM.</p> <p>If a valid uncorrectable machine check error is logged in IA32_MC[I]_STATUS.</p> <p>If the authenticated code base is not on a 4096 byte boundary.</p> <p>If the authenticated code size &gt; processor's authenticated code execution area storage capacity.</p> <p>If the authenticated code size is not modulo 64.</p> |

**Real-Address Mode Exceptions**

|        |  |
|--------|--|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].</p> |
| #GP(0) | GETSEC[SENTER] is not recognized in real-address mode.   |

**Virtual-8086 Mode Exceptions**

|        |  |
|--------|--|
| #UD    | <p>If CR4.SMXE = 0.</p> <p>If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].</p> |
| #GP(0) | GETSEC[SENTER] is not recognized in virtual-8086 mode.   |

**Compatibility Mode Exceptions**

All protected mode exceptions apply.

|     |  |
|-----|--|
| #GP | IF AC code module does not reside in physical address below $2^{32} - 1$ . |
|-----|--|

**64-Bit Mode Exceptions**

All protected mode exceptions apply.

|     |  |
|-----|--|
| #GP | IF AC code module does not reside in physical address below $2^{32} - 1$ . |
|-----|--|

**VM-Exit Condition**

|                 |                               |
|-----------------|-------------------------------|
| Reason (GETSEC) | IF in VMX non-root operation. |
|-----------------|-------------------------------|

## GETSEC[SEXIT]—Exit Measured Environment

| Opcode              | Instruction   | Description                |
|---------------------|---------------|----------------------------|
| NP OF 37<br>(EAX=5) | GETSEC[SEXIT] | Exit measured environment. |

### Description

The GETSEC[SEXIT] instruction initiates an exit of a measured environment established by GETSEC[SENDER]. The SEXIT leaf of GETSEC is selected with EAX set to 5 at execution. This instruction leaf sends a message to all logical processors in the platform to signal the measured environment exit.

There are restrictions enforced by the processor for the execution of the GETSEC[SEXIT] instruction:

- Execution is not allowed unless the processor is in protected mode (CR0.PE = 1) with CPL = 0 and EFLAGS.VM = 0.
- The processor must be in a measured environment as launched by a previous GETSEC[SENDER] instruction, but not still in authenticated code execution mode.
- To avoid potential inter-operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or in VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[SEXIT] instruction must also be designated the BSP (bootstrap processor) as defined by the register bit IA32\_APIC\_BASE.BSP (bit 8).

Failure to abide by the above conditions results in the processor signaling a general protection violation.

This instruction initiates a sequence to rendezvous the RLPs with the ILP. It then clears the internal processor flag indicating the processor is operating in a measured environment.

In response to a message signaling the completion of rendezvous, all RLPs restart execution with the instruction that was to be executed at the time GETSEC[SEXIT] was recognized. This applies to all processor conditions, with the following exceptions:

- If an RLP executed HLT and was in this halt state at the time of the message initiated by GETSEC[SEXIT], then execution resumes in the halt state.
- If an RLP was executing MWAIT, then a message initiated by GETSEC[SEXIT] causes an exit of the MWAIT state, falling through to the next instruction.
- If an RLP was executing an intermediate iteration of a string instruction, then the processor resumes execution of the string instruction at the point which the message initiated by GETSEC[SEXIT] was recognized.
- If an RLP is still in the SENTER sleep state (never awakened with GETSEC[WAKEUP]), it will be sent to the wait-for-SIPI state after first clearing the bootstrap processor indicator flag (IA32\_APIC\_BASE.BSP) and any pending SIPI state. In this case, such RLPs are initialized to an architectural state consistent with having taken a soft reset using the INIT# pin.

Prior to completion of the GETSEC[SEXIT] operation, both the ILP and any active RLPs unmask the response of the external event signals INIT#, A20M, NMI#, and SMI#. This unmasking is performed unconditionally to recognize pin events which are masked after a GETSEC[SENDER]. The state of A20M is unmasked, as the A20M pin is not recognized while the measured environment is active.

On a successful exit of the measured environment, the ILP re-locks the Intel® TXT-capable chipset private configuration space. GETSEC[SEXIT] does not affect the content of any PCR.

At completion of GETSEC[SEXIT] by the ILP, execution proceeds to the next instruction. Since EFLAGS and the debug register state are not modified by this instruction, a pending trap condition is free to be signaled if previously enabled.



**Operation in a Uni-Processor Platform**

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

**GETSEC[SEXIT] (ILP only):**

```

IF (CR4.SMXE=0)
    THEN #UD;
ELSE IF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
    THEN #UD;
ELSE IF ((in VMX root operation) or
    (CR0.PE=0) or (CPL>0) or (EFLAGS.VM=1) or
    (IA32_APIC_BASE.BSP=0) or
    (TXT chipset not present) or
    (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=1))
    THEN #GP(0);
SignalTXTMsg(SEXIT);
DO
    WHILE (no SignalSEXIT message);

```

**TXT\_SEXIT\_MSG\_EVENT (ILP & RLP):**

```

Mask and clear SignalSEXIT event;
Clear MONITOR FSM;
Unmask SignalSENDER event;
IF (in VMX operation)
    THEN TXT-SHUTDOWN(#IllegalEvent);
SignalTXTMsg(SEXITAck);
IF (logical processor is not ILP)
    THEN GOTO RLP_SEXIT_ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
    DONE := READ(LT.STS);
    WHILE (NOT DONE);
SignalTXTMsg(SEXITContinue);
SignalTXTMsg(ClosePrivate);
SENTERFLAG := 0;
Unmask SMI, INIT, A20M, and NMI external pin events;
END;

```

**RLP\_SEXIT\_ROUTINE (RLPs only):**

```

Wait for SignalSEXITContinue message;
Unmask SMI, INIT, A20M, and NMI external pin events;
IF (prior execution state = HLT)
    THEN reenter HLT state;
IF (prior execution state = SENTER sleep)
    THEN
        IA32_APIC_BASE.BSP := 0;
        Clear pending SIPI state;
        Call INIT_PROCESSOR_STATE;
        Unmask SIPI event;
        GOTO WAIT-FOR-SIPI;
FI;
END;

```

**Flags Affected**

ILP: None.

RLPs: all flags are modified for an RLP. returning to wait-for-SIPI state, none otherwise.

**Use of Prefixes**

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

**Protected Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES].  |
| #GP(0) | If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.<br>If in VMX root operation.<br>If the initiating processor is not designated via the MSR bit IA32_APIC_BASE.BSP.<br>If an Intel® TXT-capable chipset is not present.<br>If a protected partition is not already active or the processor is already in authenticated code mode.<br>If the processor is in SMM. |

**Real-Address Mode Exceptions**

|        |  |
|--------|--|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[SEXIT] is not recognized in real-address mode.                                      |

**Virtual-8086 Mode Exceptions**

|        |  |
|--------|--|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[SEXIT] is not recognized in virtual-8086 mode.                                      |

**Compatibility Mode Exceptions**

All protected mode exceptions apply.

**64-Bit Mode Exceptions**

All protected mode exceptions apply.

**VM-Exit Condition**

Reason (GETSEC) IF in VMX non-root operation.

## GETSEC[PARAMETERS]—Report the SMX Parameters

| Opcode              | Instruction        | Description   |
|---------------------|--------------------|---|
| NP 0F 37<br>(EAX=6) | GETSEC[PARAMETERS] | Report the SMX parameters.<br>The parameters index is input in EBX with the result returned in EAX, EBX, and ECX. |

### Description

The GETSEC[PARAMETERS] instruction returns specific parameter information for SMX features supported by the processor. Parameter information is returned in EAX, EBX, and ECX, with the input parameter selected using EBX.

Software retrieves parameter information by searching with an input index for EBX starting at 0, and then reading the returned results in EAX, EBX, and ECX. EAX[4:0] is designated to return a parameter type field indicating if a parameter is available and what type it is. If EAX[4:0] is returned with 0, this designates a null parameter and indicates no more parameters are available.

Table 6-7 defines the parameter types supported in current and future implementations.

**Table 6-7. SMX Reporting Parameters Format**

| Parameter Type EAX[4:0] | Parameter Description                          | EAX[31:5]  | EBX[31:0]               | ECX[31:0]                 |
|-------------------------|--|--|-------------------------|---------------------------|
| 0                       | NULL   | Reserved (0 returned)  | Reserved (unmodified)   | Reserved (unmodified)     |
| 1                       | Supported AC module versions                   | Reserved (0 returned)  | Version comparison mask | Version numbers supported |
| 2                       | Max size of authenticated code execution area  | Multiply by 32 for size in bytes                                   | Reserved (unmodified)   | Reserved (unmodified)     |
| 3                       | External memory types supported during AC mode | Memory type bit mask   | Reserved (unmodified)   | Reserved (unmodified)     |
| 4                       | Selective SENTER functionality control         | EAX[14:8] correspond to available SENTER function disable controls | Reserved (unmodified)   | Reserved (unmodified)     |
| 5                       | TXT extensions support                         | TXT Feature Extensions Flags (see Table 6-8)                       | Reserved                | Reserved                  |
| 6-31                    | Undefined                                      | Reserved (unmodified)  | Reserved (unmodified)   | Reserved (unmodified)     |

**Table 6-8. TXT Feature Extensions Flags**

| Bit  | Definition                     | Description   |
|------|--------------------------------|---|
| 5    | Processor based S-CRTM support | Returns 1 if this processor implements a processor-rooted S-CRTM capability and 0 if not (S-CRTM is rooted in BIOS).<br>This flag cannot be used to infer whether the chipset supports TXT or whether the processor support SMX.  |
| 6    | Machine Check Handling         | Returns 1 if it machine check status registers can be preserved through ENTERACCS and SENTER. If this bit is 1, the caller of ENTERACCS and SENTER is not required to clear machine check error status bits before invoking these GETSEC leaves.<br>If this bit returns 0, the caller of ENTERACCS and SENTER must clear all machine check error status bits before invoking these GETSEC leaves. |
| 31:7 | Reserved                       | Reserved for future use. Will return 0.   |

Supported AC module versions (as defined by the AC module HeaderVersion field) can be determined for a particular SMX capable processor by the type 1 parameter. Using EBX to index through the available parameters reported by GETSEC[PARAMETERS] for each unique parameter set returned for type 1, software can determine the complete list of AC module version(s) supported.

For each parameter set, EBX returns the comparison mask and ECX returns the available HeaderVersion field values supported, after AND'ing the target HeaderVersion with the comparison mask. Software can then determine if a particular AC module version is supported by following the pseudo-code search routine given below:

```
parameter_search_index= 0
do {
    EBX= parameter_search_index++
    EAX= 6
    GETSEC
    if (EAX[4:0] = 1) {
        if ((version_query & EBX) = ECX) {
            version_is_supported= 1
            break
        }
    }
} while (EAX[4:0] ≠ 0)
```

If only AC modules with a HeaderVersion of 0 are supported by the processor, then only one parameter set of type 1 will be returned, as follows: EAX = 00000001H,

EBX = FFFFFFFFH and ECX = 00000000H.

The maximum capacity for an authenticated code execution area supported by the processor is reported with the parameter type of 2. The maximum supported size in bytes is determined by multiplying the returned size in EAX[31:5] by 32. Thus, for a maximum supported authenticated RAM size of 32KBytes, EAX returns with 00008002H.

Supportable memory types for memory mapped outside of the authenticated code execution area are reported with the parameter type of 3. While is active, as initiated by the GETSEC functions SENTER and ENTERACCS and terminated by EXITAC, there are restrictions on what memory types are allowed for the rest of system memory. It is the responsibility of the system software to initialize the memory type range register (MTRR) MSRs and/or the page attribute table (PAT) to only map memory types consistent with the reporting of this parameter. The reporting of supportable memory types of external memory is indicated using a bit map returned in EAX[31:8]. These bit positions correspond to the memory type encodings defined for the MTRR MSR and PAT programming. See Table 6-9.

The parameter type of 4 is used for enumerating the availability of selective GETSEC[SENDER] function disable controls. If a 1 is reported in bits 14:8 of the returned parameter EAX, then this indicates a disable control capa-

bility exists with SENTER for a particular function. The enumerated field in bits 14:8 corresponds to use of the EDX input parameter bits 6:0 for SENTER. If an enumerated field bit is set to 1, then the corresponding EDX input parameter bit of EDX may be set to 1 to disable that designated function. If the enumerated field bit is 0 or this parameter is not reported, then no disable capability exists with the corresponding EDX input parameter for SENTER, and EDX bit(s) must be cleared to 0 to enable execution of SENTER. If no selective disable capability for SENTER exists as enumerated, then the corresponding bits in the IA32\_FEATURE\_CONTROL MSR bits 14:8 must also be programmed to 1 if the SENTER global enable bit 15 of the MSR is set. This is required to enable future extensibility of SENTER selective disable capability with respect to potentially separate software initialization of the MSR.

**Table 6-9. External Memory Types Using Parameter 3**

| EAX Bit Position | Parameter Description |
|------------------|-----------------------|
| 8                | Uncacheable (UC)      |
| 9                | Write Combining (WC)  |
| 11:10            | Reserved              |
| 12               | Write-through (WT)    |
| 13               | Write-protected (WP)  |
| 14               | Write-back (WB)       |
| 31:15            | Reserved              |

If the GETSEC[PARAMETERS] leaf or specific parameter is not present for a given SMX capable processor, then default parameter values should be assumed. These are defined in Table 6-10.

**Table 6-10. Default Parameter Values**

| Parameter Type EAX[4:0] | Default Setting | Parameter Description                                     |
|-------------------------|-----------------|---|
| 1                       | 0.0 only        | Supported AC module versions.                             |
| 2                       | 32 KBytes       | Authenticated code execution area size.                   |
| 3                       | UC only         | External memory types supported during AC execution mode. |
| 4                       | None            | Available SENTER selective disable controls.              |

## Operation

(\* example of a processor supporting only a 0.0 HeaderVersion, 32K ACRAM size, memory types UC and WC \*)

IF (CR4.SMXE=0)

THEN #UD;

ELSE IF (in VMX non-root operation)

THEN VM Exit (reason="GETSEC instruction");

ELSE IF (GETSEC leaf unsupported)

THEN #UD;

(\* example of a processor supporting a 0.0 HeaderVersion \*)

IF (EBX=0) THEN

EAX := 00000001h;

EBX := FFFFFFFFh;

ECX := 00000000h;

ELSE IF (EBX=1)

(\* example of a processor supporting a 32K ACRAM size \*)

```

    THEN EAX := 00008002h;
ESE IF (EBX= 2)
    (* example of a processor supporting external memory types of UC and WC *)
    THEN EAX := 00000303h;
ESE IF (EBX= other value(s) less than unsupported index value)
    (* EAX value varies. Consult Table 6-7 and Table 6-8*)
ELSE (* unsupported index*)
    EAX := 00000000h;
END;
```

### Flags Affected

None.

### Use of Prefixes

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

### Protected Mode Exceptions

|     |   |
|-----|---|
| #UD | If CR4.SMXE = 0.<br>If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES]. |
|-----|---|

### Real-Address Mode Exceptions

|     |   |
|-----|---|
| #UD | If CR4.SMXE = 0.<br>If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES]. |
|-----|---|

### Virtual-8086 Mode Exceptions

|     |   |
|-----|---|
| #UD | If CR4.SMXE = 0.<br>If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES]. |
|-----|---|

### Compatibility Mode Exceptions

All protected mode exceptions apply.

### 64-Bit Mode Exceptions

All protected mode exceptions apply.

### VM-Exit Condition

Reason (GETSEC) IF in VMX non-root operation.

## GETSEC[SMCTRL]—SMX Mode Control

| Opcode             | Instruction    | Description  |
|--------------------|----------------|--|
| NP OF 37 (EAX = 7) | GETSEC[SMCTRL] | Perform specified SMX mode control as selected with the input EBX. |

### Description

The GETSEC[SMCTRL] instruction is available for performing certain SMX specific mode control operations. The operation to be performed is selected through the input register EBX. Currently only an input value in EBX of 0 is supported. All other EBX settings will result in the signaling of a general protection violation.

If EBX is set to 0, then the SMCTRL leaf is used to re-enable SMI events. SMI is masked by the ILP executing the GETSEC[SENTER] instruction (SMI is also masked in the responding logical processors in response to SENTER rendezvous messages.). The determination of when this instruction is allowed and the events that are unmasked is dependent on the processor context (See Table 6-11). For brevity, the usage of SMCTRL where EBX=0 will be referred to as GETSEC[SMCTRL(0)].

As part of support for launching a measured environment, the SMI, NMI and INIT events are masked after GETSEC[SENTER], and remain masked after exiting authenticated execution mode. Unmasking these events should be accompanied by securely enabling these event handlers. These security concerns can be addressed in VMX operation by a MVMM.

The VM monitor can choose two approaches:

- In a dual monitor approach, the executive software will set up an SMM monitor in parallel to the executive VMM (i.e. the MVMM), see Chapter 34, “System Management Mode” of *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3C*. The SMM monitor is dedicated to handling SMI events without compromising the security of the MVMM. This usage model of handling SMI while a measured environment is active does not require the use of GETSEC[SMCTRL(0)] as event re-enabling after the VMX environment launch is handled implicitly and through separate VMX based controls.
- If a dedicated SMM monitor will not be established and SMIs are to be handled within the measured environment, then GETSEC[SMCTRL(0)] can be used by the executive software to re-enable SMI that has been masked as a result of SENTER.

Table 6-11 defines the processor context in which GETSEC[SMCTRL(0)] can be used and which events will be unmasked. Note that the events that are unmasked are dependent upon the currently operating processor context.

**Table 6-11. Supported Actions for GETSEC[SMCTRL(0)]**

| ILP Mode of Operation                                 | SMCTRL execution action                                       |
|---|---|
| In VMX non-root operation                             | VM exit   |
| SENTERFLAG = 0  | #GP(0), illegal context                                       |
| In authenticated code execution mode (ACMODEFLAG = 1) | #GP(0), illegal context                                       |
| SENTERFLAG = 1, not in VMX operation, not in SMM      | Unmask SMI  |
| SENTERFLAG = 1, in VMX root operation, not in SMM     | Unmask SMI if SMM monitor is not configured, otherwise #GP(0) |
| SENTERFLAG = 1, In VMX root operation, in SMM         | #GP(0), illegal context                                       |

**Operation**

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

```
IF (CR4.SMXE=0)
    THEN #UD;
ELSE IF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
    THEN #UD;
ELSE IF ((CR0.PE=0) or (CPL>0) OR (EFLAGS.VM=1))
    THEN #GP(0);
ELSE IF ((EBX=0) and (SENTERFLAG=1) and (ACMODEFLAG=0) and (IN_SMM=0) and
    (((in VMX root operation) and (SMM monitor not configured)) or (not in VMX operation)))
    THEN unmask SMI;
ELSE
    #GP(0);
END
```

**Flags Affected**

None.

**Use of Prefixes**

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

**Protected Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES].   |
| #GP(0) | If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.<br>If in VMX root operation.<br>If a protected partition is not already active or the processor is currently in authenticated code mode.<br>If the processor is in SMM.<br>If the SMM monitor is not configured. |

**Real-Address Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[SMCTRL] is not recognized in real-address mode.                                      |

**Virtual-8086 Mode Exceptions**

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[SMCTRL] is not recognized in virtual-8086 mode.                                      |



**Compatibility Mode Exceptions**

All protected mode exceptions apply.

**64-Bit Mode Exceptions**

All protected mode exceptions apply.

**VM-exit Condition**

Reason (GETSEC) IF in VMX non-root operation.

## GETSEC[WAKEUP]—Wake up sleeping processors in measured environment

| Opcode              | Instruction    | Description  |
|---------------------|----------------|--|
| NP OF 37<br>(EAX=8) | GETSEC[WAKEUP] | Wake up the responding logical processors from the SENTER sleep state. |

### Description

The GETSEC[WAKEUP] leaf function broadcasts a wake-up message to all logical processors currently in the SENTER sleep state. This GETSEC leaf must be executed only by the ILP, in order to wake-up the RLPs. Responding logical processors (RLPs) enter the SENTER sleep state after completion of the SENTER rendezvous sequence.

The GETSEC[WAKEUP] instruction may only be executed:

- In a measured environment as initiated by execution of GETSEC[SENTER].
- Outside of authenticated code execution mode.
- Execution is not allowed unless the processor is in protected mode with CPL = 0 and EFLAGS.VM = 0.
- In addition, the logical processor must be designated as the boot-strap processor as configured by setting IA32\_APIC\_BASE.BSP = 1.

If these conditions are not met, attempts to execute GETSEC[WAKEUP] result in a general protection violation.

An RLP exits the SENTER sleep state and start execution in response to a WAKEUP signal initiated by ILP's execution of GETSEC[WAKEUP]. The RLP retrieves a pointer to a data structure that contains information to enable execution from a defined entry point. This data structure is located using a physical address held in the Intel® TXT-capable chipset configuration register LT.MLE.JOIN. The register is publicly writable in the chipset by all processors and is not restricted by the Intel® TXT-capable chipset configuration register lock status. The format of this data structure is defined in Table 6-12.

**Table 6-12. RLP MVM JOIN Data Structure**

| Offset | Field                        |
|--------|------------------------------|
| 0      | GDT limit                    |
| 4      | GDT base pointer             |
| 8      | Segment selector initializer |
| 12     | EIP                          |

The MLE JOIN data structure contains the information necessary to initialize RLP processor state and permit the processor to join the measured environment. The GDTR, LIP, and CS, DS, SS, and ES selector values are initialized using this data structure. The CS selector index is derived directly from the segment selector initializer field; DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized implicitly with BASE = 0, LIMIT = FFFFFFFH, G = 1, D = 1, P = 1, S = 1; read/write/access for DS, SS, and ES; and execute/read/access for CS. It is the responsibility of external software to establish a GDT pointed to by the MLE JOIN data structure that contains descriptor entries consistent with the implicit settings initialized by the processor (see Table 6-6). Certain states from the content of Table 6-12 are checked for consistency by the processor prior to execution. A failure of any consistency check results in the RLP aborting entry into the protected environment and signaling an Intel® TXT shutdown condition. The specific checks performed are documented later in this section. After successful completion of processor consistency checks and subsequent initialization, RLP execution in the measured environment begins from the entry point at offset 12 (as indicated in Table 6-12).

**Operation**

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

```

IF (CR4.SMXE=0)
    THEN #UD;
ELSE IF (in VMX non-root operation)
    THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
    THEN #UD;
ELSE IF ((CR0.PE=0) or (CPL>0) or (EFLAGS.VM=1) or (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=0) or (in VMX operation) or
(IA32_APIC_BASE.BSP=0) or (TXT chipset not present))
    THEN #GP(0);
ELSE
    SignalTXTMsg(WAKEUP);
END;

```

**RLP\_SIPWAKEUP\_FROM\_SENTER\_ROUTINE: (RLP only)**

```

WHILE (no SignalWAKEUP event);
IF (IA32_SMM_MONITOR_CTL[0] ≠ ILP.IA32_SMM_MONITOR_CTL[0])
    THEN TXT-SHUTDOWN(#IllegalEvent)
IF (IA32_SMM_MONITOR_CTL[0] = 0)
    THEN Unmask SMI pin event;
ELSE
    Mask SMI pin event;
Mask A20M, and NMI external pin events (unmask INIT);
Mask SignalWAKEUP event;
Invalidate processor TLB(s);
Drain outgoing transactions;
TempGDTRLIMIT := LOAD(LT.MLE.JOIN);
TempGDTRBASE := LOAD(LT.MLE.JOIN+4);
TempSegSel := LOAD(LT.MLE.JOIN+8);
TempEIP := LOAD(LT.MLE.JOIN+12);
IF (TempGDTLimit & FFFF0000h)
    THEN TXT-SHUTDOWN(#BadJOINFormat);
IF ((TempSegSel > TempGDTRLIMIT-15) or (TempSegSel < 8))
    THEN TXT-SHUTDOWN(#BadJOINFormat);
IF ((TempSegSel.TI=1) or (TempSegSel.RPL≠0))
    THEN TXT-SHUTDOWN(#BadJOINFormat);
CR0.[PG,CD,NW,AM,WP] := 0;
CR0.[NE,PE] := 1;
CR4 := 00004000h;
EFLAGS := 00000002h;
IA32_EFER := 0;
GDTR.BASE := TempGDTRBASE;
GDTR.LIMIT := TempGDTRLIMIT;
CS.SEL := TempSegSel;
CS.BASE := 0;
CS.LIMIT := FFFFFFFh;
CS.G := 1;
CS.D := 1;
CS.AR := 9Bh;
DS.SEL := TempSegSel+8;
DS.BASE := 0;
DS.LIMIT := FFFFFFFh;
DS.G := 1;

```

```

DS.D := 1;
DS.AR := 93h;
SS := DS;
ES := DS;
DR7 := 00000400h;
IA32_DEBUGCTL := 0;
EIP := TempEIP;
END;

```

### Flags Affected

None.

### Use of Prefixes

|                   |   |
|-------------------|---|
| LOCK              | Causes #UD.   |
| REP*              | Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ). |
| Operand size      | Causes #UD.   |
| NP                | 66/F2/F3 prefixes are not allowed.                  |
| Segment overrides | Ignored.  |
| Address size      | Ignored.  |
| REX               | Ignored.  |

### Protected Mode Exceptions

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES].   |
| #GP(0) | If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.<br>If in VMX operation.<br>If a protected partition is not already active or the processor is currently in authenticated code mode.<br>If the processor is in SMM. |
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES].   |
| #GP(0) | GETSEC[WAKEUP] is not recognized in real-address mode.  |

### Virtual-8086 Mode Exceptions

|        |   |
|--------|---|
| #UD    | If CR4.SMXE = 0.<br>If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES]. |
| #GP(0) | GETSEC[WAKEUP] is not recognized in virtual-8086 mode.                                      |

### Compatibility Mode Exceptions

All protected mode exceptions apply.

### 64-Bit Mode Exceptions

All protected mode exceptions apply.

### VM-exit Condition

Reason (GETSEC) IF in VMX non-root operation.

# CHAPTER 7 INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS

---

This chapter describes the instruction set that is unique to Intel® Xeon Phi™ Processors based on the Knights Landing and Knights Mill microarchitectures. The set is not supported in any other Intel processors. Included are Intel® AVX-512 instructions. For additional instructions supported on these processors, see Chapter 3, “Instruction Set Reference, A-L”, Chapter 4, “Instruction Set Reference, M-U”, and Chapter 5, “Instruction Set Reference, V-Z”.

## PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint

| Opcode/<br>Instruction     | Op/<br>En | 64/32 bit<br>Mode<br>Support | CPUID Feature<br>Flag | Description   |
|----------------------------|-----------|------------------------------|-----------------------|---|
| OF 0D /2<br>PREFETCHWT1 m8 | M         | V/V                          | PREFETCHWT1           | Move data from m8 closer to the processor using T1 hint with intent to write. |

### Instruction Operand Encoding

| Op/En | Operand 1     | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|-----------|-----------|-----------|
| M     | ModRM:r/m (r) | NA        | NA        | NA        |

### Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by an intent to write hint (so that data is brought into 'Exclusive' state via a request for ownership) and a locality hint:

- T1 (temporal data with respect to first level cache)—prefetch data into the second level cache.

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.

The PREFETCHWT1 instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes. Additional details of the implementation-dependent locality hints are described in Section 9.5, "Memory Optimization Using Prefetch" of the Intel® 64 and IA-32 Architectures Optimization Reference Manual.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHWT1 instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHWT1 instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHWT1 instruction is also unordered with respect to CLFLUSH and CLFLUSHOPT instructions, other PREFETCHWT1 instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

### Operation

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

Prefetch (m8, Level = 1, EXCLUSIVE=1);

### Flags Affected

All flags are affected

### C/C++ Compiler Intrinsic Equivalent

```
void _mm_prefetch( char const *, int hint= _MM_HINT_ET1);
```

**Protected Mode Exceptions**

#UD                      If the LOCK prefix is used.

**Real-Address Mode Exceptions**

#UD                      If the LOCK prefix is used.

**Virtual-8086 Mode Exceptions**

#UD                      If the LOCK prefix is used.

**Compatibility Mode Exceptions**

#UD                      If the LOCK prefix is used.

**64-Bit Mode Exceptions**

#UD                      If the LOCK prefix is used.

## V4FMADDPS/V4FNMADDPS — Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID Feature<br>Flag | Description   |
|--|-----------|------------------------------|-----------------------|---|
| EVEX.512.F2.0F38.W0 9A /r<br>V4FMADDPS zmm1{k1}{z}, zmm2+3,<br>m128  | A         | V/V                          | AVX512_4FMAPS         | Multiply packed single-precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1.            |
| EVEX.512.F2.0F38.W0 AA /r<br>V4FNMADDPS zmm1{k1}{z},<br>zmm2+3, m128 | A         | V/V                          | AVX512_4FMAPS         | Multiply and negate packed single-precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1. |

### Instruction Operand Encoding

| Op/En | Tuple     | Operand 1        | Operand 2     | Operand 3     | Operand 4 |
|-------|-----------|------------------|---------------|---------------|-----------|
| A     | Tuple1_4X | ModRM:reg (r, w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

### Description

This instruction computes 4 sequential packed fused single-precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any of the 16 lowest significant mask bits is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA (fused multiply and add) boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.



## Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

define NFMA\_PS(kl, vl, dest, k1, msrc, regs\_loaded, src\_base, posneg):

tmpdest := dest

// reg[] is an array representing the SIMD register file.

FOR j := 0 to regs\_loaded-1:

FOR i := 0 to kl-1:

IF k1[i] or \*no writemask\*:

IF posneg = 0:

tmpdest.single[i] := RoundFPControl\_MXCSR(tmpdest.single[i] - reg[src\_base + j].single[i] \* msrc.single[j])

ELSE:

tmpdest.single[i] := RoundFPControl\_MXCSR(tmpdest.single[i] + reg[src\_base + j].single[i] \* msrc.single[j])

ELSE IF \*zeroing\*:

tmpdest.single[i] := 0

dest := tmpdst

dest[MAX\_VL-1:VL] := 0

V4FMADDPS and V4FNMADDPS dest{k1}, src1, msrc (AVX512)

KL, VL = (16,512)

regs\_loaded := 4

src\_base := src\_reg\_id & ~3 // for src1 operand

posneg := 0 if negative form, 1 otherwise

NFMA\_PS(kl, vl, dest, k1, msrc, regs\_loaded, src\_base, posneg)

## Intel C/C++ Compiler Intrinsic Equivalent

V4FMADDPS \_\_m512 \_\_mm512\_4fmadd\_ps(\_\_m512, \_\_m512x4, \_\_m128 \*);

V4FMADDPS \_\_m512 \_\_mm512\_mask\_4fmadd\_ps(\_\_m512, \_\_mmask16, \_\_m512x4, \_\_m128 \*);

V4FMADDPS \_\_m512 \_\_mm512\_maskz\_4fmadd\_ps(\_\_mmask16, \_\_m512, \_\_m512x4, \_\_m128 \*);

V4FNMADDPS \_\_m512 \_\_mm512\_4fnmadd\_ps(\_\_m512, \_\_m512x4, \_\_m128 \*);

V4FNMADDPS \_\_m512 \_\_mm512\_mask\_4fnmadd\_ps(\_\_m512, \_\_mmask16, \_\_m512x4, \_\_m128 \*);

V4FNMADDPS \_\_m512 \_\_mm512\_maskz\_4fnmadd\_ps(\_\_mmask16, \_\_m512, \_\_m512x4, \_\_m128 \*);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Type E2; additionally

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.

## V4FMADDSS/V4FNMADDSS —Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID Feature<br>Flag | Description   |
|---|-----------|------------------------------|-----------------------|---|
| EVEX.LLIG.F2.0F38.W0 9B /r<br>V4FMADDSS xmm1{k1}{z},<br>xmm2+3, m128  | A         | V/V                          | AVX512_4FMAPS         | Multiply scalar single-precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1.            |
| EVEX.LLIG.F2.0F38.W0 AB /r<br>V4FNMADDSS xmm1{k1}{z},<br>xmm2+3, m128 | A         | V/V                          | AVX512_4FMAPS         | Multiply and negate scalar single-precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1. |

### Instruction Operand Encoding

| Op/En | Tuple     | Operand 1        | Operand 2     | Operand 3     | Operand 4 |
|-------|-----------|------------------|---------------|---------------|-----------|
| A     | Tuple1_4X | ModRM:reg (r, w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

### Description

This instruction computes 4 sequential scalar fused single-precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if the least significant mask bit is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.

### Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

```
define NFMA_SS(vl, dest, k1, msrc, regs_loaded, src_base, posneg):
    tmpdest := dest
    // reg[] is an array representing the SIMD register file.
    IF k1[0] or *no writemask*:
        FOR j := 0 to regs_loaded - 1:
            IF posneg = 0:
                tmpdest.single[0] := RoundFPControl_MXCSR(tmpdest.single[0] - reg[src_base + j].single[0] * msrc.single[j])
            ELSE:
                tmpdest.single[0] := RoundFPControl_MXCSR(tmpdest.single[0] + reg[src_base + j].single[0] * msrc.single[j])
        ELSE IF *zeroing*:
            tmpdest.single[0] := 0
    dest := tmpdst
    dest[MAX_VL-1:VL] := 0
```

V4FMADDSS and V4FNMADDSS dest{k1}, src1, msrc (AVX512)  
VL = 128

```
regs_loaded := 4
src_base := src_reg_id & ~3 // for src1 operand
posneg := 0 if negative form, 1 otherwise
NFMA_SS(vl, dest, k1, msrc, regs_loaded, src_base, posneg)
```

#### Intel C/C++ Compiler Intrinsic Equivalent

```
V4FMADDSS __m128 _mm_4fmadd_ss(__m128, __m128x4, __m128 *);
V4FMADDSS __m128 _mm_mask_4fmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FMADDSS __m128 _mm_maskz_4fmadd_ss(__mmask8, __m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_4fnmadd_ss(__m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_mask_4fnmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_maskz_4fnmadd_ss(__mmask8, __m128, __m128x4, __m128 *);
```

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#### Other Exceptions

See Type E2; additionally

|     |  |
|-----|--|
| #UD | If the EVEX broadcast bit is set to 1. |
| #UD | If the MODRM.mod = 0b11.               |

## VEXP2PD—Approximation to the Exponential $2^x$ of Packed Double-Precision Floating-Point Values with Less Than $2^{-23}$ Relative Error

| Opcode/<br>Instruction  | Op /<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|------------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W1 C8 /r<br>VEXP2PD zmm1 {k1}{z},<br>zmm2/m512/m64bcst {sae} | A          | V/V                          | AVX512ER                 | Computes approximations to the exponential $2^x$ (with less than $2^{-23}$ of maximum relative error) of the packed double-precision floating-point values from zmm2/m512/m64bcst and stores the floating-point result in zmm1 with writemask k1. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1        | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|------------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (r, w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the approximate base-2 exponential evaluation of the double-precision floating-point values in the source operand (the second operand) and stores the results to the destination operand (the first operand) using the writemask k1. The approximate base-2 exponential is evaluated with less than  $2^{-23}$  of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VEXP2xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VEXP2PD

(KL, VL) = (8, 512)

FOR j := 0 TO KL-1

  i := j \* 64

  IF k1[j] OR \*no writemask\* THEN

    IF (EVEX.b = 1) AND (SRC \*is memory\*)

      THEN DEST[i+63:i] := EXP2\_23\_DP(SRC[63:0])

      ELSE DEST[i+63:i] := EXP2\_23\_DP(SRC[i+63:i])

    FI;

  ELSE

    IF \*merging-masking\* ; merging-masking

      THEN \*DEST[i+63:i] remains unchanged\*

    ELSE ; zeroing-masking

      DEST[i+63:i] := 0

    FI;

  FI;

ENDFOR;

**Table 6-1. Special Values Behavior**

| Source Input     | Result    | Comments                |
|------------------|-----------|-------------------------|
| NaN              | QNaN(src) | If (SRC = SNaN) then #I |
| $+\infty$        | $+\infty$ |                         |
| $\pm 0$          | 1.0f      | <i>Exact result</i>     |
| $-\infty$        | $+\infty$ |                         |
| Integral value N | $2^N$     | <i>Exact result</i>     |

**Intel C/C++ Compiler Intrinsic Equivalent**

VEXP2PD \_\_m512d \_\_mm512\_exp2a23\_round\_pd (\_\_m512d a, int sae);

VEXP2PD \_\_m512d \_\_mm512\_mask\_exp2a23\_round\_pd (\_\_m512d a, \_\_mmask8 m, \_\_m512d b, int sae);

VEXP2PD \_\_m512d \_\_mm512\_maskz\_exp2a23\_round\_pd (\_\_mmask8 m, \_\_m512d b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Overflow

**Other Exceptions**

See Exceptions Type E2.

## VEXP2PS—Approximation to the Exponential $2^x$ of Packed Single-Precision Floating-Point Values with Less Than $2^{-23}$ Relative Error

| Opcode/<br>Instruction  | Op /<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|------------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 C8 /r<br>VEXP2PS zmm1 {k1}{z},<br>zmm2/m512/m32bcst {sae} | A          | V/V                          | AVX512ER                 | Computes approximations to the exponential $2^x$ (with less than $2^{-23}$ of maximum relative error) of the packed single-precision floating-point values from zmm2/m512/m32bcst and stores the floating-point result in zmm1 with writemask k1. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1        | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|------------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (r, w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the approximate base-2 exponential evaluation of the single-precision floating-point values in the source operand (the second operand) and store the results in the destination operand (the first operand) using the writemask k1. The approximate base-2 exponential is evaluated with less than  $2^{-23}$  of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VEXP2xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VEXP2PS

(KL, VL) = (16, 512)

FOR j := 0 TO KL-1

  i := j \* 32

  IF k1[j] OR \*no writemask\* THEN

    IF (EVEX.b = 1) AND (SRC \*is memory\*)

      THEN DEST[i+31:i] := EXP2\_23\_SP(SRC[31:0])

      ELSE DEST[i+31:i] := EXP2\_23\_SP(SRC[i+31:i])

    FI;

  ELSE

    IF \*merging-masking\* ; merging-masking

      THEN \*DEST[i+31:i] remains unchanged\*

    ELSE ; zeroing-masking

      DEST[i+31:i] := 0

    FI;

  FI;

ENDFOR;

**Table 6-2. Special Values Behavior**

| Source Input     | Result    | Comments                |
|------------------|-----------|-------------------------|
| NaN              | QNaN(src) | If (SRC = SNaN) then #I |
| $+\infty$        | $+\infty$ |                         |
| $\pm 0$          | 1.0f      | <i>Exact result</i>     |
| $-\infty$        | $+\infty$ |                         |
| Integral value N | $2^N$     | <i>Exact result</i>     |

**Intel C/C++ Compiler Intrinsic Equivalent**

VEXP2PS \_\_m512 \_\_mm512\_exp2a23\_round\_ps (\_\_m512 a, int sae);

VEXP2PS \_\_m512 \_\_mm512\_mask\_exp2a23\_round\_ps (\_\_m512 a, \_\_mmask16 m, \_\_m512 b, int sae);

VEXP2PS \_\_m512 \_\_mm512\_maskz\_exp2a23\_round\_ps (\_\_mmask16 m, \_\_m512 b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Overflow

**Other Exceptions**

See Exceptions Type E2.

## VGATHERPFODPS/VGATHERPFOQPS/VGATHERPFODPD/VGATHERPFOQPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint

| Opcode/<br>Instruction                                      | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 C6 /1 /vsib<br>VGATHERPFODPS vm32z {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint. |
| EVEX.512.66.0F38.W0 C7 /1 /vsib<br>VGATHERPFOQPS vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint. |
| EVEX.512.66.0F38.W1 C6 /1 /vsib<br>VGATHERPFODPD vm32y {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint. |
| EVEX.512.66.0F38.W1 C7 /1 /vsib<br>VGATHERPFOQPD vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1   | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|---|-----------|-----------|-----------|
| A     | Tuple1 Scalar | BaseReg (R): VSIB:base,<br>VectorReg(R): VSIB:index | NA        | NA        | NA        |

### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T0):

- T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist

VINDEX stands for the memory operand vector of indices (a vector register)

SCALE stands for the memory operand scalar (1, 2, 4 or 8)

DISP is the optional 1, 2 or 4 byte displacement

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.



**VGATHERPFODPS (EVEX encoded version)**

```

(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+31:i]) * SCALE + DISP], Level=0, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPFODPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=0, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPFOQPS (EVEX encoded version)**

```

(KL, VL) = (8, 256)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+63:i]) * SCALE + DISP], Level=0, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPFOQPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=0, RFO = 0)
    FI;
ENDFOR

```

**Intel C/C++ Compiler Intrinsic Equivalent**

```

VGATHERPFODPD void __mm512_mask_prefetch_i32gather_pd(__m256i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPFODPS void __mm512_mask_prefetch_i32gather_ps(__m512i vdx, __mmask16 m, void * base, int scale, int hint);
VGATHERPFOQPD void __mm512_mask_prefetch_i64gather_pd(__m512i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPFOQPS void __mm512_mask_prefetch_i64gather_ps(__m512i vdx, __mmask8 m, void * base, int scale, int hint);

```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E12NP.

## VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint

| Opcode/<br>Instruction                                      | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 C6 /2 /vsib<br>VGATHERPF1DPS vm32z {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T1 hint. |
| EVEX.512.66.0F38.W0 C7 /2 /vsib<br>VGATHERPF1QPS vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T1 hint. |
| EVEX.512.66.0F38.W1 C6 /2 /vsib<br>VGATHERPF1DPD vm32y {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T1 hint. |
| EVEX.512.66.0F38.W1 C7 /2 /vsib<br>VGATHERPF1QPD vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T1 hint. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1   | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|---|-----------|-----------|-----------|
| A     | Tuple1 Scalar | BaseReg (R): VSIB:base,<br>VectorReg(R): VSIB:index | NA        | NA        | NA        |

### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T1):

- T1 (temporal data)—prefetch data into the second level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist

VINDEX stands for the memory operand vector of indices (a vector register)

SCALE stands for the memory operand scalar (1, 2, 4 or 8)

DISP is the optional 1, 2 or 4 byte displacement

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

**VGATHERPF1DPS (EVEX encoded version)**

```

(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+31:i]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPF1DPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPF1QPS (EVEX encoded version)**

```

(KL, VL) = (8, 256)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+63:i]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR

```

**VGATHERPF1QPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR

```

**Intel C/C++ Compiler Intrinsic Equivalent**

```

VGATHERPF1DPD void __mm512_mask_prefetch_i32gather_pd(__m256i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPF1DPS void __mm512_mask_prefetch_i32gather_ps(__m512i vdx, __mmask16 m, void * base, int scale, int hint);
VGATHERPF1QPD void __mm512_mask_prefetch_i64gather_pd(__m512i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPF1QPS void __mm512_mask_prefetch_i64gather_ps(__m512i vdx, __mmask8 m, void * base, int scale, int hint);

```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E12NP.

## VP4DPWSSDS — Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID Feature<br>Flag | Description   |
|--|-----------|------------------------------|-----------------------|---|
| EVEX.512.F2.0F38.W0 53 /r<br>VP4DPWSSDS zmm1{k1}{z},<br>zmm2+3, m128 | A         | V/V                          | AVX512_4VNNIW         | Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate the resulting dword results with signed saturation in zmm1. |

### Instruction Operand Encoding

| Op/En | Tuple     | Operand 1        | Operand 2     | Operand 3     | Operand 4 |
|-------|-----------|------------------|---------------|---------------|-----------|
| A     | Tuple1_4X | ModRM:reg (r, w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

### Description

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation and signed saturation. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

### Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

VP4DPWSSDS dest, src1, src2

(KL,VL) = (16,512)

N := 4

ORIGDEST := DEST

src\_base := src\_reg\_id & ~ (N-1) // for src1 operand

FOR i := 0 to KL-1:

IF k1[i] or \*no writemask\*:

FOR m := 0 to N-1:

t := SRC2.dword[m]

p1dword := reg[src\_base+m].word[2\*i] \* t.word[0]

p2dword := reg[src\_base+m].word[2\*i+1] \* t.word[1]

DEST.dword[i] := SIGNED\_DWORD\_SATURATE(DEST.dword[i] + p1dword + p2dword)

ELSE IF \*zeroing\*:

DEST.dword[i] := 0

ELSE

DEST.dword[i] := ORIGDEST.dword[i]

DEST[MAX\_VL-1:VL] := 0

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VP4DPWSSDS __m512i _mm512_4dpwssds_epi32(__m512i, __m512ix4, __m128i *);
VP4DPWSSDS __m512i _mm512_mask_4dpwssds_epi32(__m512i, __mmask16, __m512ix4, __m128i *);
VP4DPWSSDS __m512i _mm512_maskz_4dpwssds_epi32(__mmask16, __m512i, __m512ix4, __m128i *);
```

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Type E4; additionally

|     |  |
|-----|--|
| #UD | If the EVEX broadcast bit is set to 1. |
| #UD | If the MODRM.mod = 0b11.               |

VP4DPWSSD — Dot Product of Signed Words with Dword Accumulation (4-iterations)

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID Feature<br>Flag | Description  |
|---|-----------|------------------------------|-----------------------|--|
| EVEX.512.F2.0F38.W0 52 /r<br>VP4DPWSSD zmm1{k1}{z}, zmm2+3,<br>m128 | A         | V/V                          | AVX512_4VNNIW         | Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate resulting signed dwords in zmm1. |

Instruction Operand Encoding

| Op/En | Tuple     | Operand 1        | Operand 2     | Operand 3     | Operand 4 |
|-------|-----------|------------------|---------------|---------------|-----------|
| A     | Tuple1_4X | ModRM:reg (r, w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

Description

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation; see Figure 7-1 below. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.




Figure 7-1. Register Source-Block Dot Product of Two Signed Word Operands with Doubleword Accumulation<sup>1</sup>

NOTES:

1. For illustration purposes, one source-block dot product instance is shown out of the four.

**Operation**

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

VP4DPWSSD dest, src1, src2

(KL,VL) = (16,512)

N := 4

ORIGDEST := DEST

src\_base := src\_reg\_id & ~ (N-1) // for src1 operand

FOR i := 0 to KL-1:

IF k1[i] or \*no writemask\*:

FOR m := 0 to N-1:

t := SRC2.dword[m]

p1dword := reg[src\_base+m].word[2\*i] \* t.word[0]

p2dword := reg[src\_base+m].word[2\*i+1] \* t.word[1]

DEST.dword[i] := DEST.dword[i] + p1dword + p2dword

ELSE IF \*zeroing\*:

DEST.dword[i] := 0

ELSE

DEST.dword[i] := ORIGDEST.dword[i]

DEST[MAX\_VL-1:VL] := 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VP4DPWSSD \_\_m512i \_\_mm512\_4dpwssd\_epi32(\_\_m512i, \_\_m512ix4, \_\_m128i \*);

VP4DPWSSD \_\_m512i \_\_mm512\_mask\_4dpwssd\_epi32(\_\_m512i, \_\_mmask16, \_\_m512ix4, \_\_m128i \*);

VP4DPWSSD \_\_m512i \_\_mm512\_maskz\_4dpwssd\_epi32(\_\_mmask16, \_\_m512i, \_\_m512ix4, \_\_m128i \*);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Type E4; additionally

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.

## VRCP28PD—Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W1 CA /r<br>VRCP28PD zmm1 {k1}{z},<br>zmm2/m512/m64bcst {sae} | A         | V/V                          | AVX512ER                 | Computes the approximate reciprocals ( $< 2^{-28}$ relative error) of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the results in zmm1. Under writemask. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1     | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|---------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the reciprocal approximation of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm\infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm\infty$  is returned for that element.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRCP28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vcvtp14-vrsqrt14-vcvtp28-vrsqrt28-vexp2>.

### Operation

#### VRCP28PD (EVEX encoded versions)

(KL, VL) = (8, 512)

```

FOR j := 0 TO KL-1
  i := j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC *is memory*)
      THEN DEST[i+63:i] := RCP_28_DP(1.0/SRC[63:0]);
      ELSE DEST[i+63:i] := RCP_28_DP(1.0/SRC[i+63:i]);
    FI;
  ELSE
    IF *merging-masking*           ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE                             ; zeroing-masking
      DEST[i+63:i] := 0
    FI;
  FI;
ENDFOR;

```



**Table 6-3. VRCP28PD Special Cases**

| Input value              | Result value | Comments   |
|--------------------------|--------------|--|
| NAN                      | QNAN(input)  | If (SRC = SNaN) then #I                          |
| $0 \leq X < 2^{-1022}$   | INF          | Positive input denormal or zero; #Z              |
| $-2^{-1022} < X \leq -0$ | -INF         | Negative input denormal or zero; #Z              |
| $X > 2^{1022}$           | +0.0f        |  |
| $X < -2^{1022}$          | -0.0f        |  |
| $X = +\infty$            | +0.0f        |  |
| $X = -\infty$            | -0.0f        |  |
| $X = 2^{-n}$             | $2^n$        | Exact result (unless input/output is a denormal) |
| $X = -2^{-n}$            | $-2^n$       | Exact result (unless input/output is a denormal) |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP28PD \_\_m512d \_mm512\_rcp28\_round\_pd ( \_\_m512d a, int sae);

VRCP28PD \_\_m512d \_mm512\_mask\_rcp28\_round\_pd(\_\_m512d a, \_\_mmask8 m, \_\_m512d b, int sae);

VRCP28PD \_\_m512d \_mm512\_maskz\_rcp28\_round\_pd( \_\_mmask8 m, \_\_m512d b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E2.

## VRCP28SD—Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description  |
|---|-----------|------------------------------|--------------------------|--|
| EVEX.LIG.66.0F38.W1 CB /r<br>VRCP28SD xmm1 {k1}{z}, xmm2,<br>xmm3/m64 {sae} | A         | V/V                          | AVX512ER                 | Computes the approximate reciprocal ( $< 2^{-28}$ relative error) of the scalar double-precision floating-point value in xmm3/m64 and stores the results in xmm1. Under writemask. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64]. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1     | Operand 2 | Operand 3     | Operand 4 |
|-------|---------------|---------------|-----------|---------------|-----------|
| A     | Tuple1 Scalar | ModRM:reg (w) | EVEX.vvvv | ModRM:r/m (r) | NA        |

### Description

Computes the reciprocal approximation of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error. The result is written into the low float64 element of the destination operand according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm\infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm\infty$  is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

A numerically exact implementation of VRCP28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRCP28SD ((EVEX encoded versions)

```

IF k1[0] OR *no writemask* THEN
    DEST[63: 0] := RCP_28_DP(1.0/SRC2[63: 0]);
ELSE
    IF *merging-masking*                ; merging-masking
    THEN *DEST[63: 0] remains unchanged*
    ELSE                                ; zeroing-masking
        DEST[63: 0] := 0
    FI;
FI;
ENDFOR;
DEST[127:64] := SRC1[127: 64]
DEST[MAXVL-1:128] := 0

```

**Table 6-4. VRCP28SD Special Cases**

| Input value              | Result value | Comments   |
|--------------------------|--------------|--|
| NAN                      | QNAN(input)  | If (SRC = SNaN) then #I                          |
| $0 \leq X < 2^{-1022}$   | INF          | Positive input denormal or zero; #Z              |
| $-2^{-1022} < X \leq -0$ | -INF         | Negative input denormal or zero; #Z              |
| $X > 2^{1022}$           | +0.0f        |  |
| $X < -2^{1022}$          | -0.0f        |  |
| $X = +\infty$            | +0.0f        |  |
| $X = -\infty$            | -0.0f        |  |
| $X = 2^{-n}$             | $2^n$        | Exact result (unless input/output is a denormal) |
| $X = -2^{-n}$            | $-2^n$       | Exact result (unless input/output is a denormal) |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP28SD \_\_m128d \_\_mm\_rcp28\_round\_sd ( \_\_m128d a, \_\_m128d b, int sae);

VRCP28SD \_\_m128d \_\_mm\_mask\_rcp28\_round\_sd(\_\_m128d s, \_\_mmask8 m, \_\_m128d a, \_\_m128d b, int sae);

VRCP28SD \_\_m128d \_\_mm\_maskz\_rcp28\_round\_sd(\_\_mmask8 m, \_\_m128d a, \_\_m128d b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E3.

## VRCP28PS—Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 CA /r<br>VRCP28PS zmm1 {k1}{z},<br>zmm2/m512/m32bcst {sae} | A         | V/V                          | AVX512ER                 | Computes the approximate reciprocals ( $< 2^{-28}$ relative error) of the packed single-precision floating-point values in zmm2/m512/m32bcst and stores the results in zmm1. Under writemask. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1     | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|---------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the reciprocal approximation of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand) using the writemask k1. The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error prior to final rounding. The final results are rounded to  $< 2^{-23}$  relative error before written to the destination.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm\infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm\infty$  is returned for that element.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRCP28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRCP28PS (EVEX encoded versions)

(KL, VL) = (16, 512)

```

FOR j := 0 TO KL-1
  i := j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC *is memory*)
      THEN DEST[i+31:i] := RCP_28_SP(1.0/SRC[31:0]);
      ELSE DEST[i+31:i] := RCP_28_SP(1.0/SRC[i+31:i]);
    FI;
  ELSE
    IF *merging-masking*           ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE                             ; zeroing-masking
      DEST[i+31:i] := 0
    FI;
  FI;
ENDFOR;

```

**Table 6-5. VRCP28PS Special Cases**

| Input value             | Result value | Comments   |
|-------------------------|--------------|--|
| NAN                     | QNAN(input)  | If (SRC = SNaN) then #I                          |
| $0 \leq X < 2^{-126}$   | INF          | Positive input denormal or zero; #Z              |
| $-2^{-126} < X \leq -0$ | -INF         | Negative input denormal or zero; #Z              |
| $X > 2^{126}$           | +0.0f        |  |
| $X < -2^{126}$          | -0.0f        |  |
| $X = +\infty$           | +0.0f        |  |
| $X = -\infty$           | -0.0f        |  |
| $X = 2^{-n}$            | $2^n$        | Exact result (unless input/output is a denormal) |
| $X = -2^{-n}$           | $-2^n$       | Exact result (unless input/output is a denormal) |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP28PS \_\_mm512\_rcp28\_round\_ps ( \_\_m512 a, int sae);

VRCP28PS \_\_m512 \_\_mm512\_mask\_rcp28\_round\_ps(\_\_m512 s, \_\_mmask16 m, \_\_m512 a, int sae);

VRCP28PS \_\_m512 \_\_mm512\_maskz\_rcp28\_round\_ps( \_\_mmask16 m, \_\_m512 a, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E2.

## VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|-----------|------------------------------|--------------------------|---|
| EVEX.LIG.66.0F38.W0 CB /r<br>VRCP28SS xmm1 {k1}{z},<br>xmm2, xmm3/m32 {sae} | A         | V/V                          | AVX512ER                 | Computes the approximate reciprocal ( $< 2^{-28}$ relative error) of the scalar single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Under writemask. Also, upper 3 single-precision floating-point values (bits[127:32]) from xmm2 is copied to xmm1[127:32]. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1     | Operand 2 | Operand 3     | Operand 4 |
|-------|---------------|---------------|-----------|---------------|-----------|
| A     | Tuple1 Scalar | ModRM:reg (w) | EVEX.vvvv | ModRM:r/m (r) | NA        |

### Description

Computes the reciprocal approximation of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error prior to final rounding. The final result is rounded to  $< 2^{-23}$  relative error before written into the low float32 element of the destination according to writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm\infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm\infty$  is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

A numerically exact implementation of VRCP28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRCP28SS ((EVEX encoded versions)

```

IF k1[0] OR *no writemask* THEN
    DEST[31: 0] := RCP_28_SP(1.0/SRC2[31: 0]);
ELSE
    IF *merging-masking*                ; merging-masking
    THEN *DEST[31: 0] remains unchanged*
    ELSE                                ; zeroing-masking
        DEST[31: 0] := 0
    FI;
FI;
ENDFOR;
DEST[127:32] := SRC1[127: 32]
DEST[MAXVL-1:128] := 0

```

Table 6-6. VRCP28SS Special Cases

| Input value             | Result value | Comments   |
|-------------------------|--------------|--|
| NAN                     | QNAN(input)  | If (SRC = SNaN) then #I                          |
| $0 \leq X < 2^{-126}$   | INF          | Positive input denormal or zero; #Z              |
| $-2^{-126} < X \leq -0$ | -INF         | Negative input denormal or zero; #Z              |
| $X > 2^{126}$           | +0.0f        |  |
| $X < -2^{126}$          | -0.0f        |  |
| $X = +\infty$           | +0.0f        |  |
| $X = -\infty$           | -0.0f        |  |
| $X = 2^{-n}$            | $2^n$        | Exact result (unless input/output is a denormal) |
| $X = -2^{-n}$           | $-2^n$       | Exact result (unless input/output is a denormal) |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP28SS \_\_m128\_mm\_rcp28\_round\_ss (\_\_m128 a, \_\_m128 b, int sae);

VRCP28SS \_\_m128\_mm\_mask\_rcp28\_round\_ss(\_\_m128 s, \_\_mmask8 m, \_\_m128 a, \_\_m128 b, int sae);

VRCP28SS \_\_m128\_mm\_maskz\_rcp28\_round\_ss(\_\_mmask8 m, \_\_m128 a, \_\_m128 b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E3.

## VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W1 CC /r<br>VRSQRT28PD zmm1 {k1}{z},<br>zmm2/m512/m64bcst {sae} | A         | V/V                          | AVX512ER                 | Computes approximations to the Reciprocal square root ( $<2^{-28}$ relative error) of the packed double-precision floating-point values from zmm2/m512/m64bcst and stores result in zmm1 with writemask k1. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1     | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|---------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the reciprocal square root of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of  $-0$  must return  $-\infty$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return  $-\infty$  and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRSQRT28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRSQRT28PD (EVEX encoded versions)

(KL, VL) = (8, 512)

FOR j := 0 TO KL-1

  i := j \* 64

  IF k1[j] OR \*no writemask\* THEN

    IF (EVEX.b = 1) AND (SRC \*is memory\*)

      THEN DEST[i+63:i] := (1.0/ SQRT(SRC[63:0]));

      ELSE DEST[i+63:i] := (1.0/ SQRT(SRC[i+63:i]));

    FI;

  ELSE

    IF \*merging-masking\* ; merging-masking

      THEN \*DEST[i+63:i] remains unchanged\*

    ELSE ; zeroing-masking

      DEST[i+63:i] := 0

    FI;

  FI;

ENDFOR;



**Table 6-7. VRSQRT28PD Special Cases**

| Input value                   | Result value    | Comments                |
|-------------------------------|-----------------|-------------------------|
| NAN                           | QNAN(input)     | If (SRC = SNaN) then #I |
| $X = 2^{-2n}$                 | $2^n$           |                         |
| $X < 0$                       | QNAN_Indefinite | Including -INF          |
| $X = -0$ or negative denormal | -INF            | #Z                      |
| $X = +0$ or positive denormal | +INF            | #Z                      |
| $X = +\text{INF}$             | +0              |                         |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT28PD \_\_m512d \_\_mm512\_rsqrt28\_round\_pd(\_\_m512d a, int sae);

VRSQRT28PD \_\_m512d \_\_mm512\_mask\_rsqrt28\_round\_pd(\_\_m512d s, \_\_mmask8 m, \_\_m512d a, int sae);

VRSQRT28PD \_\_m512d \_\_mm512\_maskz\_rsqrt28\_round\_pd(\_\_mmask8 m, \_\_m512d a, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E2.

## VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|-----------|------------------------------|--------------------------|---|
| EVEX.LIG.66.0F38.W1 CD /r<br>VRSQRT28SD xmm1 {k1}{z},<br>xmm2, xmm3/m64 {sae} | A         | V/V                          | AVX512ER                 | Computes approximate reciprocal square root ( $<2^{-28}$ relative error) of the scalar double-precision floating-point value from xmm3/m64 and stores result in xmm1 with writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64]. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1     | Operand 2     | Operand 3     | Operand 4 |
|-------|---------------|---------------|---------------|---------------|-----------|
| A     | Tuple1 Scalar | ModRM:reg (w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

### Description

Computes the reciprocal square root of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than  $2^{-28}$  of maximum relative error. The result is written into the low float64 element of xmm1 according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of  $-0$  must return  $-\infty$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return  $-\infty$  and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register.

A numerically exact implementation of VRSQRT28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRSQRT28SD (EVEX encoded versions)

```

IF k1[0] OR *no writemask* THEN
    DEST[63: 0] := (1.0/ SQRT(SRC[63: 0]));
ELSE
    IF *merging-masking*                ; merging-masking
    THEN *DEST[63: 0] remains unchanged*
    ELSE                                ; zeroing-masking
        DEST[63: 0] := 0
    FI;
FI;
ENDFOR;
DEST[127:64] := SRC1[127: 64]
DEST[MAXVL-1:128] := 0

```

**Table 6-8. VRSQRT28SD Special Cases**

| Input value                   | Result value    | Comments                |
|-------------------------------|-----------------|-------------------------|
| NAN                           | QNAN(input)     | If (SRC = SNaN) then #I |
| $X = 2^{-2n}$                 | $2^n$           |                         |
| $X < 0$                       | QNAN_Indefinite | Including -INF          |
| $X = -0$ or negative denormal | -INF            | #Z                      |
| $X = +0$ or positive denormal | +INF            | #Z                      |
| $X = +INF$                    | +0              |                         |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT28SD \_\_m128d \_\_mm\_rsqrt28\_round\_sd(\_\_m128d a, \_\_m128d b, int rounding);

VRSQRT28SD \_\_m128d \_\_mm\_mask\_rsqrt28\_round\_sd(\_\_m128d s, \_\_mmask8 m, \_\_m128d a, \_\_m128d b, int rounding);

VRSQRT28SD \_\_m128d \_\_mm\_maskz\_rsqrt28\_round\_sd(\_\_mmask8 m, \_\_m128d a, \_\_m128d b, int rounding);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E3.

## VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction   | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 CC /r<br>VRSQRT28PS zmm1 {k1}{z},<br>zmm2/m512/m32bcst {sae} | A         | V/V                          | AVX512ER                 | Computes approximations to the Reciprocal square root ( $<2^{-28}$ relative error) of the packed single-precision floating-point values from zmm2/m512/m32bcst and stores result in zmm1 with writemask k1. |

### Instruction Operand Encoding

| Op/En | Tuple Type | Operand 1     | Operand 2     | Operand 3 | Operand 4 |
|-------|------------|---------------|---------------|-----------|-----------|
| A     | Full       | ModRM:reg (w) | ModRM:r/m (r) | NA        | NA        |

### Description

Computes the reciprocal square root of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^{-28}$  of maximum relative error prior to final rounding. The final results is rounded to  $< 2^{-23}$  relative error before written to the destination.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of  $-0$  must return  $-\infty$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return  $-\infty$  and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRSQRT28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRSQRT28PS (EVEX encoded versions)

(KL, VL) = (16, 512)

FOR j := 0 TO KL-1

  i := j \* 32

  IF k1[j] OR \*no writemask\* THEN

    IF (EVEX.b = 1) AND (SRC \*is memory\*)

      THEN DEST[i+31:i] := (1.0/ SQRT(SRC[31:0]));

      ELSE DEST[i+31:i] := (1.0/ SQRT(SRC[i+31:i]));

    FI;

  ELSE

    IF \*merging-masking\* ; merging-masking

      THEN \*DEST[i+31:i] remains unchanged\*

    ELSE ; zeroing-masking

      DEST[i+31:i] := 0

    FI;

  FI;

ENDFOR;

**Table 6-9. VRSQRT28PS Special Cases**

| Input value                   | Result value    | Comments                |
|-------------------------------|-----------------|-------------------------|
| NAN                           | QNAN(input)     | If (SRC = SNaN) then #I |
| $X = 2^{-2n}$                 | $2^n$           |                         |
| $X < 0$                       | QNAN_Indefinite | Including -INF          |
| $X = -0$ or negative denormal | -INF            | #Z                      |
| $X = +0$ or positive denormal | +INF            | #Z                      |
| $X = +INF$                    | +0              |                         |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT28PS \_\_m512 \_mm512\_rsqrt28\_round\_ps(\_\_m512 a, int sae);

VRSQRT28PS \_\_m512 \_mm512\_mask\_rsqrt28\_round\_ps(\_\_m512 s, \_\_mmask16 m, \_\_m512 a, int sae);

VRSQRT28PS \_\_m512 \_mm512\_maskz\_rsqrt28\_round\_ps(\_\_mmask16 m, \_\_m512 a, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E2.

## VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

| Opcode/<br>Instruction  | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|---|-----------|------------------------------|--------------------------|---|
| EVEX.LIG.66.0F38.W0 CD /r<br>VRSQRT28SS xmm1 {k1}{z},<br>xmm2, xmm3/m32 {sae} | A         | V/V                          | AVX512ER                 | Computes approximate reciprocal square root ( $<2^{-28}$ relative error) of the scalar single-precision floating-point value from xmm3/m32 and stores result in xmm1 with writemask k1. Also, upper 3 single-precision floating-point value (bits[127:32]) from xmm2 is copied to xmm1[127:32]. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1     | Operand 2     | Operand 3     | Operand 4 |
|-------|---------------|---------------|---------------|---------------|-----------|
| A     | Tuple1 Scalar | ModRM:reg (w) | EVEX.vvvv (r) | ModRM:r/m (r) | NA        |

### Description

Computes the reciprocal square root of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than  $2^{-28}$  of maximum relative error prior to final rounding. The final result is rounded to  $< 2^{-23}$  relative error before written to the low float32 element of the destination according to the writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of  $-0$  must return  $-\infty$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return  $-\infty$  and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register.

A numerically exact implementation of VRSQRT28xx can be found at <https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2>.

### Operation

#### VRSQRT28SS (EVEX encoded versions)

```

IF k1[0] OR *no writemask* THEN
    DEST[31:0] := (1.0/ SQRT(SRC[31:0]));
ELSE
    IF *merging-masking*                ; merging-masking
    THEN *DEST[31:0] remains unchanged*
    ELSE                                ; zeroing-masking
        DEST[31:0] := 0
    FI;
FI;
ENDFOR;
DEST[127:32] := SRC1[127:32]
DEST[MAXVL-1:128] := 0

```

**Table 6-10. VRSQRT28SS Special Cases**

| Input value                   | Result value    | Comments                |
|-------------------------------|-----------------|-------------------------|
| NAN                           | QNAN(input)     | If (SRC = SNaN) then #I |
| $X = 2^{-2n}$                 | $2^n$           |                         |
| $X < 0$                       | QNAN_Indefinite | Including -INF          |
| $X = -0$ or negative denormal | -INF            | #Z                      |
| $X = +0$ or positive denormal | +INF            | #Z                      |
| $X = +INF$                    | +0              |                         |

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT28SS \_\_m128 \_\_mm\_rsqrt28\_round\_ss(\_\_m128 a, \_\_m128 b, int rounding);

VRSQRT28SS \_\_m128 \_\_mm\_mask\_rsqrt28\_round\_ss(\_\_m128 s, \_\_mmask8 m, \_\_m128 a, \_\_m128 b, int rounding);

VRSQRT28SS \_\_m128 \_\_mm\_maskz\_rsqrt28\_round\_ss(\_\_mmask8 m, \_\_m128 a, \_\_m128 b, int rounding);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E3.

## VSCATTERPFODPS/VSCATTERPFOQPS/VSCATTERPFODPD/VSCATTERPFOQPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write

| Opcode/<br>Instruction                                       | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 C6 /5 /vsib<br>VSCATTERPFODPS vm32z {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T0 hint with intent to write. |
| EVEX.512.66.0F38.W0 C7 /5 /vsib<br>VSCATTERPFOQPS vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T0 hint with intent to write. |
| EVEX.512.66.0F38.W1 C6 /5 /vsib<br>VSCATTERPFODPD vm32y {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T0 hint with intent to write. |
| EVEX.512.66.0F38.W1 C7 /5 /vsib<br>VSCATTERPFOQPD vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T0 hint with intent to write. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1   | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|---|-----------|-----------|-----------|
| A     | Tuple1 Scalar | BaseReg (R): VSIB:base,<br>VectorReg(R): VSIB:index | NA        | NA        | NA        |

### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

cache lines will be brought into exclusive state (RFO) specified by a locality hint (T0):

- T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist

VINDEX stands for the memory operand vector of indices (a vector register)

SCALE stands for the memory operand scalar (1, 2, 4 or 8)

DISP is the optional 1, 2 or 4 byte displacement

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.



**VSCATTERPFODPS (EVEX encoded version)**

```

(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+31:i]) * SCALE + DISP], Level=0, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPFODPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=0, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPFOQPS (EVEX encoded version)**

```

(KL, VL) = (8, 256)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+63:i]) * SCALE + DISP], Level=0, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPFOQPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=0, RFO = 1)
    FI;
ENDFOR

```

**Intel C/C++ Compiler Intrinsic Equivalent**

```

VSCATTERPFODPD void __mm512_prefetch_i32scatter_pd(void *base, __m256i vdx, int scale, int hint);
VSCATTERPFODPD void __mm512_mask_prefetch_i32scatter_pd(void *base, __mmask8 m, __m256i vdx, int scale, int hint);
VSCATTERPFODPS void __mm512_prefetch_i32scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPFODPS void __mm512_mask_prefetch_i32scatter_ps(void *base, __mmask16 m, __m512i vdx, int scale, int hint);
VSCATTERPFOQPD void __mm512_prefetch_i64scatter_pd(void *base, __m512i vdx, int scale, int hint);
VSCATTERPFOQPD void __mm512_mask_prefetch_i64scatter_pd(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPFOQPS void __mm512_prefetch_i64scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPFOQPS void __mm512_mask_prefetch_i64scatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);

```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E12NP.

## VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write

| Opcode/<br>Instruction                                       | Op/<br>En | 64/32<br>bit Mode<br>Support | CPUID<br>Feature<br>Flag | Description   |
|--|-----------|------------------------------|--------------------------|---|
| EVEX.512.66.0F38.W0 C6 /6 /vsib<br>VSCATTERPF1DPS vm32z {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T1 hint with intent to write. |
| EVEX.512.66.0F38.W0 C7 /6 /vsib<br>VSCATTERPF1QPS vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T1 hint with intent to write. |
| EVEX.512.66.0F38.W1 C6 /6 /vsib<br>VSCATTERPF1DPD vm32y {k1} | A         | V/V                          | AVX512PF                 | Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T1 hint with intent to write. |
| EVEX.512.66.0F38.W1 C7 /6 /vsib<br>VSCATTERPF1QPD vm64z {k1} | A         | V/V                          | AVX512PF                 | Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T1 hint with intent to write. |

### Instruction Operand Encoding

| Op/En | Tuple Type    | Operand 1   | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|---|-----------|-----------|-----------|
| A     | Tuple1 Scalar | BaseReg (R): VSIB:base,<br>VectorReg(R): VSIB:index | NA        | NA        | NA        |

### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

cache lines will be brought into exclusive state (RFO) specified by a locality hint (T1):

- T1 (temporal data)—prefetch data into the second level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist

VINDEX stands for the memory operand vector of indices (a vector register)

SCALE stands for the memory operand scalar (1, 2, 4 or 8)

DISP is the optional 1, 2 or 4 byte displacement

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

**VSCATTERPF1DPS (EVEX encoded version)**

```

(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+31:i]) * SCALE + DISP], Level=1, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPF1DPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=1, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPF1QPS (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[j+63:i]) * SCALE + DISP], Level=1, RFO = 1)
    FI;
ENDFOR

```

**VSCATTERPF1QPD (EVEX encoded version)**

```

(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 1)
    FI;
ENDFOR

```

**Intel C/C++ Compiler Intrinsic Equivalent**

```

VSCATTERPF1DPD void __mm512_prefetch_i32scatter_pd(void *base, __m256i vdx, int scale, int hint);
VSCATTERPF1DPD void __mm512_mask_prefetch_i32scatter_pd(void *base, __mmask8 m, __m256i vdx, int scale, int hint);
VSCATTERPF1DPS void __mm512_prefetch_i32scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1DPS void __mm512_mask_prefetch_i32scatter_ps(void *base, __mmask16 m, __m512i vdx, int scale, int hint);
VSCATTERPF1QPD void __mm512_prefetch_i64scatter_pd(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1QPD void __mm512_mask_prefetch_i64scatter_pd(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF1QPS void __mm512_prefetch_i64scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1QPS void __mm512_mask_prefetch_i64scatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);

```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E12NP.



Use the opcode tables in this chapter to interpret IA-32 and Intel 64 architecture object code. Instructions are divided into encoding groups:

- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSSE3/SSE4, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.

## NOTE

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

## A.1 USING OPCODE TABLES

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined. Cells marked "Reserved-NOP" are also reserved but may behave as NOP on certain processors. Software should not use opcodes corresponding blank cells or cells marked "Reserved-NOP" nor depend on the current behavior of those opcodes.

The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with 0FH (Table A-3), skip any instruction prefixes, the 0FH byte (0FH may be preceded by 66H, F2H, or F3H) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with 0F38H or 0F3AH (Table A-4), skip any instruction prefixes, 0F38H or 0F3AH and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, "Opcode Look-up Examples for One, Two, and Three-Byte Opcodes."

When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.

The escape (ESC) opcode tables for floating point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of 00H-BFH, bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes outside the range of 00H-BFH are mapped by the bottom two tables on each page of the section.

## A.2 KEY TO ABBREVIATIONS

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lowercase letter, specifies the type of operand.

### A.2.1 Codes for Addressing Method

The following abbreviations are used to document addressing methods:

- A Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).
- B The VEX.vvvv field of the VEX prefix selects a general purpose register.

|   |   |
|---|---|
| C | The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).  |
| D | The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).   |
| E | A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.   |
| F | EFLAGS/RFLAGS Register.   |
| G | The reg field of the ModR/M byte selects a general register (for example, AX (000)).  |
| H | The VEX.vvvv field of the VEX prefix selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. For legacy SSE encodings this operand does not exist, changing the instruction to destructive form.  |
| I | Immediate data: the operand value is encoded in subsequent bytes of the instruction.  |
| J | The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).  |
| L | The upper 4 bits of the 8-bit immediate selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. (the MSB is ignored in 32-bit mode)   |
| M | The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).  |
| N | The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.  |
| O | The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).  |
| P | The reg field of the ModR/M byte selects a packed quadword MMX technology register.   |
| Q | A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.   |
| R | The R/M field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).   |
| S | The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).   |
| U | The R/M field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.  |
| V | The reg field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.  |
| W | A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register, a 256-bit YMM register (determined by operand type), or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement. |
| X | Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).  |
| Y | Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).   |

## A.2.2 Codes for Operand Type

The following abbreviations are used to document operand types:

- a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
- b Byte, regardless of operand-size attribute.
- c Byte or word, depending on operand-size attribute.
- d Doubleword, regardless of operand-size attribute.

|    |   |
|----|---|
| dq | Double-quadword, regardless of operand-size attribute.                              |
| p  | 32-bit, 48-bit, or 80-bit pointer, depending on operand-size attribute.             |
| pd | 128-bit or 256-bit packed double-precision floating-point data.                     |
| pi | Quadword MMX technology register (for example: mm0).                                |
| ps | 128-bit or 256-bit packed single-precision floating-point data.                     |
| q  | Quadword, regardless of operand-size attribute.                                     |
| qq | Quad-Quadword (256-bits), regardless of operand-size attribute.                     |
| s  | 6-byte or 10-byte pseudo-descriptor.  |
| sd | Scalar element of a 128-bit double-precision floating data.                         |
| ss | Scalar element of a 128-bit single-precision floating data.                         |
| si | Doubleword integer register (for example: eax).                                     |
| v  | Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute. |
| w  | Word, regardless of operand-size attribute.   |
| x  | dq or qq based on the operand-size attribute.                                       |
| y  | Doubleword or quadword (in 64-bit mode), depending on operand-size attribute.       |
| z  | Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.           |

### A.2.3 Register Codes

When an opcode requires a specific register as an operand, the register is identified by name (for example, AX, CL, or ESI). The name indicates whether the register is 64, 32, 16, or 8 bits wide.

A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32-bit sizes are possible; rXX is used when 16, 32, or 64-bit sizes are possible. For example: eAX indicates that the AX register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding "/x" to the register name to indicate the additional possibility. For example, rCX/r9 is used to indicate that the register could either be rCX or r9. Note that the size of r9 in this case is determined by the operand size attribute (just as for rCX).

### A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes

This section provides examples that demonstrate how opcode maps are used.

#### A.2.4.1 One-Byte Opcode Instructions

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1-byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:

- Instruction mnemonics and operand types using the notations listed in Section A.2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*. Operand types are listed according to notations listed in Section A.2.

- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSH; 06H, PUSH ES).

#### Example A-1. Look-up Example for 1-Byte Opcodes

Opcode 030500000000H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:

- The first digit (0) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operand-size attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05H, indicating that a 32-bit displacement follows (00000000H). The reg/opcode portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.

The instruction for this opcode is ADD EAX, mem\_op, and the offset of mem\_op is 00000000H.

Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg/opcode bits in the ModR/M byte as an opcode extension (refer to Section A.4).

### A.2.4.2 Two-Byte Opcode Instructions

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length begin with an escape opcode 0FH. The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and the escape opcode (0FH). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38H or 3AH; in this situation refer to Section A.2.4.3).

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*. The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).

#### Example A-2. Look-up Example for 2-Byte Opcodes

Look-up opcode 0FA405000000003H for a SHLD instruction using Table A-3.

- The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev, Gv, and Ib. Interpret the operands as follows:
  - Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
  - Gv: The reg field of the ModR/M byte selects a general-purpose register.
  - Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The third byte is the ModR/M byte (05H). The mod and opcode/reg fields of ModR/M indicate that a 32-bit displacement is used to locate the first operand in memory and EAX as the second operand.
- The next part of the opcode is the 32-bit displacement for the destination memory operand (00000000H). The last byte stores immediate byte that provides the count of the shift (03H).



- By this breakdown, it has been shown that this opcode represents the instruction: SHLD DS:00000000H, EAX, 3.

### A.2.4.3 Three-Byte Opcode Instructions

The three-byte opcode maps shown in Table A-4 and Table A-5 includes primary opcodes that are either 3 or 4 bytes in length. Primary opcodes that are 3 bytes in length begin with two escape bytes 0F38H or 0F3AH. The upper and lower four bits of the third opcode byte are used to index a particular row and column in Table A-4 or Table A-5.

Three-byte opcodes that are 4 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and two escape bytes (0F38H or 0F3AH). The upper and lower four bits of the fourth byte are used to index a particular row and column in Table A-4 or Table A-5.

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into the following case:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*. The operand types are listed according to notations listed in Section A.2.

#### Example A-3. Look-up Example for 3-Byte Opcodes

Look-up opcode 660F3A0FC108H for a PALIGNR instruction using Table A-5.

- 66H is a prefix and 0F3AH indicate to use Table A-5. The opcode is located in row 0, column F indicating a PALIGNR instruction with operands Vdq, Wdq, and Ib. Interpret the operands as follows:
  - Vdq: The reg field of the ModR/M byte selects a 128-bit XMM register.
  - Wdq: The R/M field of the ModR/M byte selects either a 128-bit XMM register or memory location.
  - Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The next byte is the ModR/M byte (C1H). The reg field indicates that the first operand is XMM0. The mod shows that the R/M field specifies a register and the R/M indicates that the second operand is XMM1.
- The last byte is the immediate byte (08H).
- By this breakdown, it has been shown that this opcode represents the instruction: PALIGNR XMM0, XMM1, 8.

### A.2.4.4 VEX Prefix Instructions

Instructions that include a VEX prefix are organized relative to the 2-byte and 3-byte opcode maps, based on the VEX.mmmmm field encoding of implied 0F, 0F38H, 0F3AH, respectively. Each entry in the opcode map of a VEX-encoded instruction is based on the value of the opcode byte, similar to non-VEX-encoded instructions.

A VEX prefix includes several bit fields that encode implied 66H, F2H, F3H prefix functionality (VEX.pp) and operand size/opcode information (VEX.L). See chapter 4 for details.

Opcode tables A2-A6 include both instructions with a VEX prefix and instructions without a VEX prefix. Many entries are only made once, but represent both the VEX and non-VEX forms of the instruction. If the VEX prefix is present all the operands are valid and the mnemonic is usually prefixed with a "v". If the VEX prefix is not present the VEX.vvvv operand is not available and the prefix "v" is dropped from the mnemonic.

A few instructions exist only in VEX form and these are marked with a superscript "v".

Operand size of VEX prefix instructions can be determined by the operand type code. 128-bit vectors are indicated by 'dq', 256-bit vectors are indicated by 'qq', and instructions with operands supporting either 128 or 256-bit, determined by VEX.L, are indicated by 'x'. For example, the entry "VMOVUPD Vx,Wx" indicates both VEX.L=0 and VEX.L=1 are supported.

A.2.5      Superscripts Utilized in Opcode Tables

Table A-1 contains notes on particular encodings. These notes are indicated in the following opcode maps by superscripts. Gray cells indicate instruction groupings.

Table A-1. Superscripts Utilized in Opcode Tables

| Superscript Symbol | Meaning of Symbol  |
|--------------------|--|
| 1A                 | Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (refer to Section A.4, "Opcode Extensions For One-Byte And Two-byte Opcodes").   |
| 1B                 | Use the 0F0B opcode (UD2 instruction), the 0FB9H opcode (UD1 instruction), or the 0FFFH opcode (UD0 instruction) when deliberately trying to generate an invalid opcode exception (#UD).   |
| 1C                 | Some instructions use the same two-byte opcode. If the instruction has variations, or the opcode represents different instructions, the ModR/M byte will be used to differentiate the instruction. For the value of the ModR/M byte needed to decode the instruction, see Table A-6. |
| i64                | The instruction is invalid or not encodable in 64-bit mode. 40 through 4F (single-byte INC and DEC) are REX prefix combinations when in 64-bit mode (use FE/FF Grp 4 and 5 for INC and DEC).   |
| o64                | Instruction is only available when in 64-bit mode.   |
| d64                | When in 64-bit mode, instruction defaults to 64-bit operand size and cannot encode 32-bit operand size.  |
| f64                | The operand size is forced to a 64-bit operand size when in 64-bit mode (prefixes that change operand size are ignored for this instruction in 64-bit mode).   |
| v                  | VEX form only exists. There is no legacy SSE form of the instruction. For Integer GPR instructions it means VEX prefix required.   |
| v1                 | VEX128 & SSE forms only exist (no VEX256), when can't be inferred from the data size.  |

A.3          ONE, TWO, AND THREE-BYTE OPCODE MAPS

See Table A-2 through Table A-5 below. The tables are multiple page presentations. Rows and columns with sequential relationships are placed on facing pages to make look-up tasks easier. Note that table footnotes are not presented on each page. Table footnotes for each table are presented on the last page of the table.

Table A-2. One-byte Opcode Map: (00H — F7H) \*

|   | 0  | 1  | 2                             | 3   | 4  | 5  | 6                                    | 7                     |
|---|--|--|-------------------------------|---|--|--|--------------------------------------|-----------------------|
| 0 | Eb, Gb   | Ev, Gv   | Gb, Eb                        | Gv, Ev  | AL, lb                                   | rAX, lz                                  | PUSH ES <sup>64</sup>                | POP ES <sup>64</sup>  |
| 1 | Eb, Gb   | Ev, Gv   | Gb, Eb                        | Gv, Ev  | AL, lb                                   | rAX, lz                                  | PUSH SS <sup>64</sup>                | POP SS <sup>64</sup>  |
| 2 | Eb, Gb   | Ev, Gv   | Gb, Eb                        | Gv, Ev  | AL, lb                                   | rAX, lz                                  | SEG=ES (Prefix)                      | DAA <sup>64</sup>     |
| 3 | Eb, Gb   | Ev, Gv   | Gb, Eb                        | Gv, Ev  | AL, lb                                   | rAX, lz                                  | SEG=SS (Prefix)                      | AAA <sup>64</sup>     |
| 4 | eAX REX  | eCX REX.B  | eDX REX.X                     | eBX REX.XB  | eSP REX.R                                | eBP REX.RB                               | eSI REX.RX                           | eDI REX.RXB           |
| 5 | rAX/r8   | rCX/r9   | rDX/r10                       | rBX/r11   | rSP/r12                                  | rBP/r13                                  | rSI/r14                              | rDI/r15               |
| 6 | PUSHA <sup>64</sup> /<br>PUSHAD <sup>64</sup>        | POPA <sup>64</sup> /<br>POPAD <sup>64</sup>        | BOUND <sup>64</sup><br>Gv, Ma | ARPL <sup>64</sup><br>Ew, Gw<br>MOVSD <sup>64</sup><br>Gv, Ev | SEG=FS (Prefix)                          | SEG=GS (Prefix)                          | Operand Size (Prefix)                | Address Size (Prefix) |
| 7 | O  | NO   | B/NAE/C                       | NB/AE/NC  | Z/E                                      | NZ/NE                                    | BE/NA                                | NBE/A                 |
| 8 | Eb, lb   | Ev, lz   | Eb, lb <sup>64</sup>          | Ev, lb  | Eb, Gb                                   | Ev, Gv                                   | Eb, Gb                               | Ev, Gv                |
| 9 | NOP<br>PAUSE(F3)<br>XCHG r8, rAX                     | rCX/r9   | rDX/r10                       | rBX/r11   | rSP/r12                                  | rBP/r13                                  | rSI/r14                              | rDI/r15               |
| A | AL, Ob   | rAX, Ov  | Ob, AL                        | Ov, rAX   | MOVS/B<br>Yb, Xb                         | MOVS/W/D/Q<br>Yv, Xv                     | CMPS/B<br>Xb, Yb                     | CMPS/W/D<br>Xv, Yv    |
| B | AL/R8B, lb   | CL/R9B, lb   | DL/R10B, lb                   | BL/R11B, lb   | AH/R12B, lb                              | CH/R13B, lb                              | DH/R14B, lb                          | BH/R15B, lb           |
| C | Eb, lb   | Ev, lb   | near RET <sup>64</sup><br>lw  | near RET <sup>64</sup>  | LES <sup>64</sup><br>Gz, Mp<br>VEX+2byte | LDS <sup>64</sup><br>Gz, Mp<br>VEX+1byte | Grp 11 <sup>1A</sup> - MOV<br>Eb, lb | Ev, lz                |
| D | Eb, 1  | Ev, 1  | Eb, CL                        | Ev, CL  | AAM <sup>64</sup><br>lb                  | AAD <sup>64</sup><br>lb                  |                                      | XLAT/<br>XLATB        |
| E | LOOPNE <sup>64</sup> /<br>LOOPNZ <sup>64</sup><br>Jb | LOOPE <sup>64</sup> /<br>LOOPZ <sup>64</sup><br>Jb | LOOP <sup>64</sup><br>Jb      | Jrcxz <sup>64</sup> /<br>Jb                                   | IN<br>AL, lb                             | eAX, lb                                  | OUT<br>lb, AL                        | lb, eAX               |
| F | LOCK (Prefix)  | INT1   | REPNE XACQUIRE (Prefix)       | REP/REPE XRELEASE (Prefix)                                    | HLT                                      | CMC                                      | Unary Grp 3 <sup>1A</sup><br>Eb      | Ev                    |

**Table A-2. One-byte Opcode Map: (08H — FFH) \***

|   | 8   | 9                         | A                               | B                          | C                                | D                               | E                              | F   |
|---|---|---------------------------|---------------------------------|----------------------------|----------------------------------|---------------------------------|--------------------------------|---|
| 0 | Eb, Gb                                      | Ev, Gv                    | Gb, Eb                          | Gv, Ev                     | AL, Ib                           | rAX, Iz                         | PUSH CS <sup>i64</sup>         | 2-byte escape (Table A-3)                     |
| 1 | Eb, Gb                                      | Ev, Gv                    | Gb, Eb                          | Gv, Ev                     | AL, Ib                           | rAX, Iz                         | PUSH DS <sup>i64</sup>         | POP DS <sup>i64</sup>                         |
| 2 | Eb, Gb                                      | Ev, Gv                    | Gb, Eb                          | Gv, Ev                     | AL, Ib                           | rAX, Iz                         | SEG=CS (Prefix)                | DAS <sup>i64</sup>                            |
| 3 | Eb, Gb                                      | Ev, Gv                    | Gb, Eb                          | Gv, Ev                     | AL, Ib                           | rAX, Iz                         | SEG=DS (Prefix)                | AAS <sup>i64</sup>                            |
| 4 | eAX<br>REX.W                                | eCX<br>REX.WB             | eDX<br>REX.WX                   | eBX<br>REX.WXB             | eSP<br>REX.WR                    | eBP<br>REX.WRB                  | eSI<br>REX.WRX                 | eDI<br>REX.WRXB                               |
| 5 | rAX/r8                                      | rCX/r9                    | rDX/r10                         | rBX/r11                    | rSP/r12                          | rBP/r13                         | rSI/r14                        | rDI/r15                                       |
| 6 | PUSH <sup>d64</sup><br>Iz                   | IMUL<br>Gv, Ev, Iz        | PUSH <sup>d64</sup><br>Ib       | IMUL<br>Gv, Ev, Ib         | INS/<br>INSB<br>Yb, DX           | INS/<br>INSW/<br>INSD<br>Yz, DX | OUTS/<br>OUTSB<br>DX, Xb       | OUTS/<br>OUTSW/<br>OUTSD<br>DX, Xz            |
| 7 | S   | NS                        | P/PE                            | NP/PO                      | L/NGE                            | NL/GE                           | LE/NG                          | NLE/G   |
| 8 | Eb, Gb                                      | Ev, Gv                    | Gb, Eb                          | Gv, Ev                     | MOV<br>Ev, Sw                    | LEA<br>Gv, M                    | MOV<br>Sw, Ew                  | Grp 1A <sup>1A</sup> POP <sup>d64</sup><br>Ev |
| 9 | CBW/<br>CWDE/<br>CDQE                       | CWD/<br>CDQ/<br>CQO       | far CALL <sup>i64</sup><br>Ap   | FWAIT/<br>WAIT             | PUSHF/D/Q <sup>d64</sup> /<br>Fv | POPF/D/Q <sup>d64</sup> /<br>Fv | SAHF                           | LAHF  |
| A | TEST<br>AL, Ib                              | rAX, Iz                   | STOS/B<br>Yb, AL                | STOS/W/D/Q<br>Yv, rAX      | LODS/B<br>AL, Xb                 | LODS/W/D/Q<br>rAX, Xv           | SCAS/B<br>AL, Yb               | SCAS/W/D/Q<br>rAX, Yv                         |
| B | rAX/r8, Iv                                  | rCX/r9, Iv                | rDX/r10, Iv                     | rBX/r11, Iv                | rSP/r12, Iv                      | rBP/r13, Iv                     | rSI/r14, Iv                    | rDI/r15, Iv                                   |
| C | ENTER<br>Iw, Ib                             | LEAVE <sup>d64</sup>      | far RET<br>Iw                   | far RET                    | INT3                             | INT<br>Ib                       | INTO <sup>i64</sup>            | IRET/D/Q                                      |
| D | ESC (Escape to coprocessor instruction set) |                           |                                 |                            |                                  |                                 |                                |   |
| E | near CALL <sup>f64</sup><br>Jz              | near <sup>f64</sup><br>Jz | JMP<br>far <sup>i64</sup><br>Ap | short <sup>f64</sup><br>Jb | AL, DX                           | eAX, DX                         | DX, AL                         | DX, eAX                                       |
| F | CLC   | STC                       | CLI                             | STI                        | CLD                              | STD                             | INC/DEC<br>Grp 4 <sup>1A</sup> | INC/DEC<br>Grp 5 <sup>1A</sup>                |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-3. Two-byte Opcode Map: 00H — 77H (First Byte is 0FH) \*

|   | pxf | 0                                   | 1                        | 2   | 3                       | 4                       | 5                        | 6   | 7  |
|---|-----|-------------------------------------|--------------------------|---|-------------------------|-------------------------|--------------------------|---|--|
| 0 |     | Grp 6 <sup>1A</sup>                 | Grp 7 <sup>1A</sup>      | LAR<br>Gv, Ew                                   | LSL<br>Gv, Ew           |                         | SYSCALL <sup>o64</sup>   | CLTS  | SYSRET <sup>o64</sup>                                    |
| 1 |     | vmovups<br>Vps, Wps                 | vmovups<br>Wps, Vps      | vmovlps<br>Vq, Hq, Mq<br>vmovhlps<br>Vq, Hq, Uq | vmovlps<br>Mq, Vq       | vunpcklps<br>Vx, Hx, Wx | vunpckhps<br>Vx, Hx, Wx  | vmovhps <sup>v1</sup><br>Vdq, Hq, Mq<br>vmovhlps<br>Vdq, Hq, Uq | vmovhps <sup>v1</sup><br>Mq, Vq                          |
|   | 66  | vmovupd<br>Vpd, Wpd                 | vmovupd<br>Wpd, Vpd      | vmovlpd<br>Vq, Hq, Mq                           | vmovlpd<br>Mq, Vq       | vunpcklpd<br>Vx, Hx, Wx | vunpckhpd<br>Vx, Hx, Wx  | vmovhpd <sup>v1</sup><br>Vdq, Hq, Mq                            | vmovhpd <sup>v1</sup><br>Mq, Vq                          |
|   | F3  | vmovss<br>Vx, Hx, Wss               | vmovss<br>Wss, Hx, Vss   | vmovsldup<br>Vx, Wx                             |                         |                         |                          | vmovshdup<br>Vx, Wx   |  |
|   | F2  | vmovsd<br>Vx, Hx, Wsd               | vmovsd<br>Wsd, Hx, Vsd   | vmovddup<br>Vx, Wx                              |                         |                         |                          |   |  |
| 2 |     | MOV<br>Rd, Cd                       | MOV<br>Rd, Dd            | MOV<br>Cd, Rd                                   | MOV<br>Dd, Rd           |                         |                          |   |  |
| 3 |     | WRMSR                               | RDTSC                    | RDMSR   | RDPNC                   | SYSENTER                | SYSEXIT                  |   | GETSEC   |
| 4 |     | CMOVcc, (Gv, Ev) - Conditional Move |                          |   |                         |                         |                          |   |  |
|   |     | O                                   | NO                       | B/C/NAE   | AE/NB/NC                | E/Z                     | NE/NZ                    | BE/NA   | A/NBE  |
| 5 |     | vmovmskps<br>Gy, Ups                | vsqrtps<br>Vps, Wps      | vrsqrtps<br>Vps, Wps                            | vrcpps<br>Vps, Wps      | vandps<br>Vps, Hps, Wps | vandnps<br>Vps, Hps, Wps | vorps<br>Vps, Hps, Wps  | vxorps<br>Vps, Hps, Wps                                  |
|   | 66  | vmovmskpd<br>Gy, Upd                | vsqrtpd<br>Vpd, Wpd      |   |                         | vandpd<br>Vpd, Hpd, Wpd | vandnpd<br>Vpd, Hpd, Wpd | vorpd<br>Vpd, Hpd, Wpd  | vxorpd<br>Vpd, Hpd, Wpd                                  |
|   | F3  |                                     | vsqrtss<br>Vss, Hss, Wss | vrsqrtss<br>Vss, Hss, Wss                       | vrcpss<br>Vss, Hss, Wss |                         |                          |   |  |
|   | F2  |                                     | vsqrtsd<br>Vsd, Hsd, Wsd |   |                         |                         |                          |   |  |
| 6 |     | punpcklbw<br>Pq, Qd                 | punpcklwd<br>Pq, Qd      | punpckldq<br>Pq, Qd                             | packsswb<br>Pq, Qq      | pcmpgtb<br>Pq, Qq       | pcmpgtw<br>Pq, Qq        | pcmpgtd<br>Pq, Qq   | packuswb<br>Pq, Qq                                       |
|   | 66  | vpunpcklbw<br>Vx, Hx, Wx            | vpunpcklwd<br>Vx, Hx, Wx | vpunpckldq<br>Vx, Hx, Wx                        | vpacksswb<br>Vx, Hx, Wx | vpcmpgtb<br>Vx, Hx, Wx  | vpcmpgtw<br>Vx, Hx, Wx   | vpcmpgtd<br>Vx, Hx, Wx  | vpackuswb<br>Vx, Hx, Wx                                  |
|   | F3  |                                     |                          |   |                         |                         |                          |   |  |
| 7 |     | pshufw<br>Pq, Qq, Ib                | (Grp 12 <sup>1A</sup> )  | (Grp 13 <sup>1A</sup> )                         | (Grp 14 <sup>1A</sup> ) | pcmpeqb<br>Pq, Qq       | pcmpeqw<br>Pq, Qq        | pcmpeqd<br>Pq, Qq   | emms<br>vzeroupper <sup>v</sup><br>vzeroall <sup>v</sup> |
|   | 66  | vpshufd<br>Vx, Wx, Ib               |                          |   |                         | vpcmpeqb<br>Vx, Hx, Wx  | vpcmpeqw<br>Vx, Hx, Wx   | vpcmpeqd<br>Vx, Hx, Wx  |  |
|   | F3  | vpshufhw<br>Vx, Wx, Ib              |                          |   |                         |                         |                          |   |  |
|   | F2  | vpshufw<br>Vx, Wx, Ib               |                          |   |                         |                         |                          |   |  |

**Table A-3. Two-byte Opcode Map: 08H — 7FH (First Byte is 0FH) \***

|   | pxf | 8   | 9                        | A                            | B  | C                        | D                        | E                       | F                       |
|---|-----|---|--------------------------|------------------------------|--|--------------------------|--------------------------|-------------------------|-------------------------|
| 0 |     | INVD  | WBINVD                   |                              | 2-byte Illegal<br>Opcodes<br>UD2 <sup>1B</sup> |                          | prefetchw(/1)<br>Ev      |                         |                         |
| 1 |     | Prefetch <sup>1C</sup><br>(Grp 16 <sup>1A</sup> ) | Reserved-NOP             | bndldx                       | bndstx   | Reserved-NOP             |                          |                         | NOP /0 Ev               |
|   | 66  |   |                          | bndmov                       | bndmov   |                          |                          |                         |                         |
|   | F3  |   |                          | bndcl                        | bndmk  |                          |                          |                         |                         |
|   | F2  |   |                          | bndcu                        | bndcn  |                          |                          |                         |                         |
| 2 |     | vmovaps<br>Vps, Wps                               | vmovaps<br>Wps, Vps      | cvtpi2ps<br>Vps, Qpi         | vmovntps<br>Mps, Vps                           | cvtps2pi<br>Ppi, Wps     | cvtps2pi<br>Ppi, Wps     | vucomiss<br>Vss, Wss    | vcomiss<br>Vss, Wss     |
|   | 66  | vmovapd<br>Vpd, Wpd                               | vmovapd<br>Wpd, Vpd      | cvtpi2pd<br>Vpd, Qpi         | vmovntpd<br>Mpd, Vpd                           | cvtpd2pi<br>Ppi, Wpd     | cvtpd2pi<br>Qpi, Wpd     | vucomisd<br>Vsd, Wsd    | vcomisd<br>Vsd, Wsd     |
|   | F3  |   |                          | vcvtss2ss<br>Vss, Hss, Ey    |  | vcvtss2si<br>Gy, Wss     | vcvtss2si<br>Gy, Wss     |                         |                         |
|   | F2  |   |                          | vcvtss2sd<br>Vsd, Hsd, Ey    |  | vcvtss2si<br>Gy, Wsd     | vcvtss2si<br>Gy, Wsd     |                         |                         |
| 3 |     | 3-byte escape<br>(Table A-4)                      |                          | 3-byte escape<br>(Table A-5) |  |                          |                          |                         |                         |
| 4 |     | CMOVcc(Gv, Ev) - Conditional Move                 |                          |                              |  |                          |                          |                         |                         |
|   |     | S   | NS                       | P/PE                         | NP/PO  | L/NGE                    | NL/GE                    | LE/NG                   | NLE/G                   |
| 5 |     | vaddps<br>Vps, Hps, Wps                           | vmulps<br>Vps, Hps, Wps  | vcvtps2pd<br>Vpd, Wps        | vcvtdq2ps<br>Vps, Wdq                          | vsubps<br>Vps, Hps, Wps  | vminps<br>Vps, Hps, Wps  | vdivps<br>Vps, Hps, Wps | vmaxps<br>Vps, Hps, Wps |
|   | 66  | vaddpd<br>Vpd, Hpd, Wpd                           | vmulpd<br>Vpd, Hpd, Wpd  | vcvtpd2ps<br>Vps, Wpd        | vcvtps2dq<br>Vdq, Wps                          | vsubpd<br>Vpd, Hpd, Wpd  | vminpd<br>Vpd, Hpd, Wpd  | vdivpd<br>Vpd, Hpd, Wpd | vmaxpd<br>Vpd, Hpd, Wpd |
|   | F3  | vaddss<br>Vss, Hss, Wss                           | vmulss<br>Vss, Hss, Wss  | vcvtss2sd<br>Vsd, Hx, Wss    | vcvttps2dq<br>Vdq, Wps                         | vsubss<br>Vss, Hss, Wss  | vminss<br>Vss, Hss, Wss  | vdivss<br>Vss, Hss, Wss | vmaxss<br>Vss, Hss, Wss |
|   | F2  | vaddsd<br>Vsd, Hsd, Wsd                           | vmulsd<br>Vsd, Hsd, Wsd  | vcvtss2sd<br>Vss, Hx, Wsd    |  | vsubsd<br>Vsd, Hsd, Wsd  | vminsd<br>Vsd, Hsd, Wsd  | vdivsd<br>Vsd, Hsd, Wsd | vmaxsd<br>Vsd, Hsd, Wsd |
| 6 |     | punpckhbw<br>Pq, Qd                               | punpckhwd<br>Pq, Qd      | punpckhdq<br>Pq, Qd          | packssdw<br>Pq, Qd                             |                          |                          | movd/q<br>Pd, Ey        | movq<br>Pq, Qq          |
|   | 66  | vpunpckhbw<br>Vx, Hx, Wx                          | vpunpckhwd<br>Vx, Hx, Wx | vpunpckhdq<br>Vx, Hx, Wx     | vpackssdw<br>Vx, Hx, Wx                        | vpunpckldq<br>Vx, Hx, Wx | vpunpckhdq<br>Vx, Hx, Wx | vmovd/q<br>Vy, Ey       | vmovdqa<br>Vx, Wx       |
|   | F3  |   |                          |                              |  |                          |                          |                         | vmovdqu<br>Vx, Wx       |
| 7 |     | VMREAD<br>Ey, Gy                                  | VMWRITE<br>Gy, Ey        |                              |  |                          |                          | movd/q<br>Ey, Pd        | movq<br>Qq, Pq          |
|   | 66  |   |                          |                              |  | vhaddpd<br>Vpd, Hpd, Wpd | vhsbpd<br>Vpd, Hpd, Wpd  | vmovd/q<br>Ey, Vy       | vmovdqa<br>Wx, Vx       |
|   | F3  |   |                          |                              |  |                          |                          | vmovq<br>Vq, Wq         | vmovdqu<br>Wx, Vx       |
|   | F2  |   |                          |                              |  | vhaddps<br>Vps, Hps, Wps | vhsbps<br>Vps, Hps, Wps  |                         |                         |

Table A-3. Two-byte Opcode Map: 80H — F7H (First Byte is 0FH) \*

|   | pxf | 0   | 1                        | 2                           | 3                    | 4                              | 5                      | 6                            | 7                       |
|---|-----|---|--------------------------|-----------------------------|----------------------|--------------------------------|------------------------|------------------------------|-------------------------|
| 8 |     | Jcc <sup>f64</sup> , Jz - Long-displacement jump on condition |                          |                             |                      |                                |                        |                              |                         |
|   |     | O   | NO                       | B/CNAE                      | AE/NB/NC             | E/Z                            | NE/NZ                  | BE/NA                        | A/NBE                   |
| 9 |     | SETcc, Eb - Byte Set on condition                             |                          |                             |                      |                                |                        |                              |                         |
|   |     | O   | NO                       | B/CNAE                      | AE/NB/NC             | E/Z                            | NE/NZ                  | BE/NA                        | A/NBE                   |
| A |     | PUSH <sup>d64</sup><br>FS                                     | POP <sup>d64</sup><br>FS | CPUID                       | BT<br>Ev, Gv         | SHLD<br>Ev, Gv, Ib             | SHLD<br>Ev, Gv, CL     |                              |                         |
| B |     | CMPXCHG<br>Eb, Gb   |                          | LSS<br>Gv, Mp               | BTR<br>Ev, Gv        | LFS<br>Gv, Mp                  | LGS<br>Gv, Mp          | MOVZX<br>Gv, Eb      Gv, Ew  |                         |
| C |     | XADD<br>Eb, Gb  | XADD<br>Ev, Gv           | vcmpps<br>Vps, Hps, Wps, Ib | movnti<br>My, Gy     | pinsrw<br>Pq, Ry/Mw, Ib        | pextrw<br>Gd, Nq, Ib   | vshufps<br>Vps, Hps, Wps, Ib | Grp 9 <sup>1A</sup>     |
|   | 66  |   |                          | vcmppd<br>Vpd, Hpd, Wpd, Ib |                      | vpinsrw<br>Vdq, Hdq, Ry/Mw, Ib | vpextrw<br>Gd, Udq, Ib | vshufpd<br>Vpd, Hpd, Wpd, Ib |                         |
|   | F3  |   |                          | vcmpss<br>Vss, Hss, Wss, Ib |                      |                                |                        |                              |                         |
|   | F2  |   |                          | vcmpsd<br>Vsd, Hsd, Wsd, Ib |                      |                                |                        |                              |                         |
| D |     |   | psrlw<br>Pq, Qq          | psrld<br>Pq, Qq             | psrlq<br>Pq, Qq      | paddq<br>Pq, Qq                | pmullw<br>Pq, Qq       |                              | pmovmskb<br>Gd, Nq      |
|   | 66  | vaddsubpd<br>Vpd, Hpd, Wpd                                    | vpsrlw<br>Vx, Hx, Wx     | vpsrld<br>Vx, Hx, Wx        | vpsrlq<br>Vx, Hx, Wx | vpaddq<br>Vx, Hx, Wx           | vpmullw<br>Vx, Hx, Wx  | vmovq<br>Wq, Vq              | vpmovmskb<br>Gd, Ux     |
|   | F3  |   |                          |                             |                      |                                |                        | movq2dq<br>Vdq, Nq           |                         |
|   | F2  | vaddsubps<br>Vps, Hps, Wps                                    |                          |                             |                      |                                |                        | movdq2q<br>Pq, Uq            |                         |
| E |     | pavgb<br>Pq, Qq   | psraw<br>Pq, Qq          | psrad<br>Pq, Qq             | pavgw<br>Pq, Qq      | pmulhuw<br>Pq, Qq              | pmulhw<br>Pq, Qq       |                              | movntq<br>Mq, Pq        |
|   | 66  | vpavgb<br>Vx, Hx, Wx  | vpsraw<br>Vx, Hx, Wx     | vpsrad<br>Vx, Hx, Wx        | vpavgw<br>Vx, Hx, Wx | vpmulhuw<br>Vx, Hx, Wx         | vpmulhw<br>Vx, Hx, Wx  | vcvttd2dq<br>Vx, Wpd         | vmovntdq<br>Mx, Vx      |
|   | F3  |   |                          |                             |                      |                                |                        | vcvtdq2pd<br>Vx, Wpd         |                         |
|   | F2  |   |                          |                             |                      |                                |                        | vcvtpd2dq<br>Vx, Wpd         |                         |
| F |     |   | psllw<br>Pq, Qq          | pslld<br>Pq, Qq             | psllq<br>Pq, Qq      | pmuludq<br>Pq, Qq              | pmaddwd<br>Pq, Qq      | psadbw<br>Pq, Qq             | maskmovq<br>Pq, Nq      |
|   | 66  |   | vpsllw<br>Vx, Hx, Wx     | vpslld<br>Vx, Hx, Wx        | vpsllq<br>Vx, Hx, Wx | vpmuludq<br>Vx, Hx, Wx         | vpmaddwd<br>Vx, Hx, Wx | vpsadbw<br>Vx, Hx, Wx        | vmaskmovdqu<br>Vdq, Udq |
|   | F2  | vlddqu<br>Vx, Mx  |                          |                             |                      |                                |                        |                              |                         |

**Table A-3. Two-byte Opcode Map: 88H — FFH (First Byte is 0FH) \***

|   | pxf | 8  | 9  | A                             | B                    | C                      | D                      | E                                     | F                    |
|---|-----|--|--|-------------------------------|----------------------|------------------------|------------------------|---------------------------------------|----------------------|
| 8 |     | Jcc <sup>64</sup> , Jz - Long-displacement jump on condition |  |                               |                      |                        |                        |                                       |                      |
|   |     | S  | NS   | P/PE                          | NP/PO                | L/NGE                  | NL/GE                  | LE/NG                                 | NLE/G                |
| 9 |     | SETcc, Eb - Byte Set on condition                            |  |                               |                      |                        |                        |                                       |                      |
|   |     | S  | NS   | P/PE                          | NP/PO                | L/NGE                  | NL/GE                  | LE/NG                                 | NLE/G                |
| A |     | PUSH <sup>d64</sup><br>GS                                    | POP <sup>d64</sup><br>GS                             | RSM                           | BTS<br>Ev, Gv        | SHRD<br>Ev, Gv, Ib     | SHRD<br>Ev, Gv, CL     | (Grp 15 <sup>1A</sup> ) <sup>1C</sup> | IMUL<br>Gv, Ev       |
| B |     | JMPE<br>(reserved for<br>emulator on IPF)                    | Grp 10 <sup>1A</sup><br>Invalid Opcode <sup>1B</sup> | Grp 8 <sup>1A</sup><br>Ev, Ib | BTC<br>Ev, Gv        | BSF<br>Gv, Ev          | BSR<br>Gv, Ev          | MOVsx<br>Gv, Eb<br>Gv, Ew             |                      |
|   | F3  | POPCNT<br>Gv, Ev   |  |                               |                      | TZCNT<br>Gv, Ev        | LZCNT<br>Gv, Ev        |                                       |                      |
| C |     | BSWAP  |  |                               |                      |                        |                        |                                       |                      |
|   |     | RAX/EAX/<br>R8/R8D   | RCX/ECX/<br>R9/R9D                                   | RDX/EDX/<br>R10/R10D          | RBX/EBX/<br>R11/R11D | RSP/ESP/<br>R12/R12D   | RBP/EBP/<br>R13/R13D   | RSI/ESI/<br>R14/R14D                  | RDI/EDI/<br>R15/R15D |
| D |     | psubusb<br>Pq, Qq  | psubusw<br>Pq, Qq                                    | pminub<br>Pq, Qq              | pand<br>Pq, Qq       | paddusb<br>Pq, Qq      | paddusw<br>Pq, Qq      | pmaxub<br>Pq, Qq                      | pandn<br>Pq, Qq      |
|   | 66  | vpsubusb<br>Vx, Hx, Wx                                       | vpsubusw<br>Vx, Hx, Wx                               | vpminub<br>Vx, Hx, Wx         | vpand<br>Vx, Hx, Wx  | vpaddusb<br>Vx, Hx, Wx | vpaddusw<br>Vx, Hx, Wx | vpmaxub<br>Vx, Hx, Wx                 | vpandn<br>Vx, Hx, Wx |
|   | F3  |  |  |                               |                      |                        |                        |                                       |                      |
|   | F2  |  |  |                               |                      |                        |                        |                                       |                      |
| E |     | psubsb<br>Pq, Qq   | psubsw<br>Pq, Qq                                     | pminsw<br>Pq, Qq              | por<br>Pq, Qq        | paddsb<br>Pq, Qq       | paddsw<br>Pq, Qq       | pmaxsw<br>Pq, Qq                      | pxor<br>Pq, Qq       |
|   | 66  | vpsubsb<br>Vx, Hx, Wx  | vpsubsw<br>Vx, Hx, Wx                                | vpminsw<br>Vx, Hx, Wx         | vpwr<br>Vx, Hx, Wx   | vpaddsb<br>Vx, Hx, Wx  | vpaddsw<br>Vx, Hx, Wx  | vpmaxsw<br>Vx, Hx, Wx                 | vpxor<br>Vx, Hx, Wx  |
|   | F3  |  |  |                               |                      |                        |                        |                                       |                      |
|   | F2  |  |  |                               |                      |                        |                        |                                       |                      |
| F |     | psubb<br>Pq, Qq  | psubw<br>Pq, Qq                                      | psubd<br>Pq, Qq               | psubq<br>Pq, Qq      | paddb<br>Pq, Qq        | paddw<br>Pq, Qq        | paddd<br>Pq, Qq                       | UD0                  |
|   | 66  | vpsubb<br>Vx, Hx, Wx   | vpsubw<br>Vx, Hx, Wx                                 | vpsubd<br>Vx, Hx, Wx          | vpsubq<br>Vx, Hx, Wx | vpaddb<br>Vx, Hx, Wx   | vpaddw<br>Vx, Hx, Wx   | vpaddd<br>Vx, Hx, Wx                  |                      |
|   | F2  |  |  |                               |                      |                        |                        |                                       |                      |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.



**Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are 0F 38H) \***

|   | pfX     | 0                                    | 1                                    | 2                                     | 3                                     | 4                      | 5                                    | 6   | 7   |
|---|---------|--------------------------------------|--------------------------------------|---------------------------------------|---------------------------------------|------------------------|--------------------------------------|---|---|
| 0 |         | pshufb<br>Pq, Qq                     | phaddw<br>Pq, Qq                     | phadd<br>Pq, Qq                       | phaddsw<br>Pq, Qq                     | pmaddbsw<br>Pq, Qq     | phsubw<br>Pq, Qq                     | phsubd<br>Pq, Qq                          | phsubsw<br>Pq, Qq                         |
|   | 66      | vpshufb<br>Vx, Hx, Wx                | vphaddw<br>Vx, Hx, Wx                | vphadd<br>Vx, Hx, Wx                  | vphaddsw<br>Vx, Hx, Wx                | vpaddbsw<br>Vx, Hx, Wx | vphsubw<br>Vx, Hx, Wx                | vphsubd<br>Vx, Hx, Wx                     | vphsubsw<br>Vx, Hx, Wx                    |
| 1 | 66      | pblendvb<br>Vdq, Wdq                 |                                      |                                       | vcvtph2ps <sup>V</sup><br>Vx, Wx, lb  | blendvps<br>Vdq, Wdq   | blendvpd<br>Vdq, Wdq                 | vpermps <sup>V</sup><br>Vqq, Hqq, Wqq     | vptest<br>Vx, Wx                          |
|   | 66      | vpmovsxbw<br>Vx, Ux/Mq               | vpmovsxbd<br>Vx, Ux/Md               | vpmovsxbq<br>Vx, Ux/Mw                | vpmovsxdw<br>Vx, Ux/Mq                | vpmovsxwq<br>Vx, Ux/Md | vpmovsxdq<br>Vx, Ux/Mq               |   |   |
| 3 | 66      | vpmovzxbw<br>Vx, Ux/Mq               | vpmovzxbd<br>Vx, Ux/Md               | vpmovzxbq<br>Vx, Ux/Mw                | vpmovzxdw<br>Vx, Ux/Mq                | vpmovzxwq<br>Vx, Ux/Md | vpmovzxdq<br>Vx, Ux/Mq               | vpermd <sup>V</sup><br>Vqq, Hqq, Wqq      | vpcmpgtq<br>Vx, Hx, Wx                    |
|   | 66      | vpmulld<br>Vx, Hx, Wx                | vphminposuw<br>Vdq, Wdq              |                                       |                                       |                        | vpsrlvd/q <sup>V</sup><br>Vx, Hx, Wx | vpsravd <sup>V</sup><br>Vx, Hx, Wx        | vpslvd/q <sup>V</sup><br>Vx, Hx, Wx       |
| 5 |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| 6 |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| 7 |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| 8 | 66      | INVEPT<br>Gy, Mdq                    | INVVPID<br>Gy, Mdq                   | INVPCID<br>Gy, Mdq                    |                                       |                        |                                      |   |   |
|   | 66      | vgatherdd/q <sup>V</sup><br>Vx,Hx,Wx | vgatherqd/q <sup>V</sup><br>Vx,Hx,Wx | vgatherdps/d <sup>V</sup><br>Vx,Hx,Wx | vgatherqps/d <sup>V</sup><br>Vx,Hx,Wx |                        |                                      | vfmaddsub132ps/d <sup>V</sup><br>Vx,Hx,Wx | vfmsubadd132ps/d <sup>V</sup><br>Vx,Hx,Wx |
| A | 66      |                                      |                                      |                                       |                                       |                        |                                      | vfmaddsub213ps/d <sup>V</sup><br>Vx,Hx,Wx | vfmsubadd213ps/d <sup>V</sup><br>Vx,Hx,Wx |
| B | 66      |                                      |                                      |                                       |                                       |                        |                                      | vfmaddsub231ps/d <sup>V</sup><br>Vx,Hx,Wx | vfmsubadd231ps/d <sup>V</sup><br>Vx,Hx,Wx |
| C |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| D |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| E |         |                                      |                                      |                                       |                                       |                        |                                      |   |   |
| F |         | MOVBE<br>Gy, My                      | MOVBE<br>My, Gy                      | ANDN <sup>V</sup><br>Gy, By, Ey       | Grp 17 <sup>1A</sup>                  |                        | BZHI <sup>V</sup><br>Gy, Ey, By      |   | BEXTR <sup>V</sup><br>Gy, Ey, By          |
|   | 66      | MOVBE<br>Gw, Mw                      | MOVBE<br>Mw, Gw                      |                                       |                                       |                        |                                      | ADCX<br>Gy, Ey                            | SHLX <sup>V</sup><br>Gy, Ey, By           |
|   | F3      |                                      |                                      |                                       |                                       |                        | PEXT <sup>V</sup><br>Gy, By, Ey      | ADOX<br>Gy, Ey                            | SARX <sup>V</sup><br>Gy, Ey, By           |
|   | F2      | CRC32<br>Gd, Eb                      | CRC32<br>Gd, Ey                      |                                       |                                       |                        | PDEP <sup>V</sup><br>Gy, By, Ey      | MULX <sup>V</sup><br>By,Gy,rDX,Ey         | SHRX <sup>V</sup><br>Gy, Ey, By           |
|   | 66 & F2 | CRC32<br>Gd, Eb                      | CRC32<br>Gd, Ew                      |                                       |                                       |                        |                                      |   |   |

**Table A-4. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 38H) \***

|   | pfx     | 8  | 9  | A  | B  | C   | D   | E   | F   |
|---|---------|--|--|--|--|---|---|---|---|
| 0 |         | psignb<br>Pq, Qq                         | psignw<br>Pq, Qq                         | psignd<br>Pq, Qq                         | pmulhrsw<br>Pq, Qq                       |   |   |   |   |
|   | 66      | vpsignb<br>Vx, Hx, Wx                    | vpsignw<br>Vx, Hx, Wx                    | vpsignd<br>Vx, Hx, Wx                    | vpmulhrsw<br>Vx, Hx, Wx                  | vpermilps <sup>V</sup><br>Vx,Hx,Wx        | vpermilpd <sup>V</sup><br>Vx,Hx,Wx        | vtestps <sup>V</sup><br>Vx, Wx            | vtestpd <sup>V</sup><br>Vx, Wx            |
| 1 |         |  |  |  |  | pabsb<br>Pq, Qq                           | pabsw<br>Pq, Qq                           | pabsd<br>Pq, Qq                           |   |
|   | 66      | vbroadcastss <sup>V</sup><br>Vx, Wd      | vbroadcastsd <sup>V</sup> Vqq,<br>Wq     | vbroadcasttf128 <sup>V</sup> Vqq,<br>Mdq |  | vpabsb<br>Vx, Wx                          | vpabsw<br>Vx, Wx                          | vpabsd<br>Vx, Wx                          |   |
| 2 | 66      | vpmuldq<br>Vx, Hx, Wx                    | vpcmpqq<br>Vx, Hx, Wx                    | vmovntdqa<br>Vx, Mx                      | vpackusdw<br>Vx, Hx, Wx                  | vmaskmovps <sup>V</sup><br>Vx,Hx,Mx       | vmaskmovpd <sup>V</sup><br>Vx,Hx,Mx       | vmaskmovps <sup>V</sup><br>Mx,Hx,Vx       | vmaskmovpd <sup>V</sup><br>Mx,Hx,Vx       |
| 3 | 66      | vpminsb<br>Vx, Hx, Wx                    | vpmins d<br>Vx, Hx, Wx                   | vpminuw<br>Vx, Hx, Wx                    | vpminud<br>Vx, Hx, Wx                    | vpmaxsb<br>Vx, Hx, Wx                     | vpmaxsd<br>Vx, Hx, Wx                     | vpmaxuw<br>Vx, Hx, Wx                     | vpmaxud<br>Vx, Hx, Wx                     |
| 4 |         |  |  |  |  |   |   |   |   |
| 5 | 66      | vpbroadcast <sup>V</sup><br>Vx, Wx       | vpbroadcastq <sup>V</sup><br>Vx, Wx      | vpbroadcasti128 <sup>V</sup><br>Vqq, Mdq |  |   |   |   |   |
| 6 |         |  |  |  |  |   |   |   |   |
| 7 | 66      | vpbroadcastb <sup>V</sup><br>Vx, Wx      | vpbroadcastw <sup>V</sup><br>Vx, Wx      |  |  |   |   |   |   |
| 8 | 66      |  |  |  |  | vpmaskmovd/q <sup>V</sup><br>Vx,Hx,Mx     |   | vpmaskmovd/q <sup>V</sup><br>Mx,Vx,Hx     |   |
| 9 | 66      | vfmadd132ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmadd132ss/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub132ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub132ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd132ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd132ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub132ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub132ss/d <sup>V</sup><br>Vx, Hx, Wx |
| A | 66      | vfmadd213ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmadd213ss/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub213ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub213ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd213ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd213ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub213ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub213ss/d <sup>V</sup><br>Vx, Hx, Wx |
| B | 66      | vfmadd231ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmadd231ss/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub231ps/d <sup>V</sup><br>Vx, Hx, Wx | vfmsub231ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd231ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmadd231ss/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub231ps/d <sup>V</sup><br>Vx, Hx, Wx | vfnmsub231ss/d <sup>V</sup><br>Vx, Hx, Wx |
| C |         | sha1nexte<br>Vdq,Wdq                     | sha1msg1<br>Vdq,Wdq                      | sha1msg2<br>Vdq,Wdq                      | sha256rds2<br>Vdq,Wdq                    | sha256msg1<br>Vdq,Wdq                     | sha256msg2<br>Vdq,Wdq                     |   |   |
|   | 66      |  |  |  |  |   |   |   |   |
| D | 66      |  |  |  | VAESIMC<br>Vdq, Wdq                      | VAESEC<br>Vdq,Hdq,Wdq                     | VAESENCLAST<br>Vdq,Hdq,Wdq                | VAESDEC<br>Vdq,Hdq,Wdq                    | VAESDECLAST<br>Vdq,Hdq,Wdq                |
| E |         |  |  |  |  |   |   |   |   |
| F |         |  |  |  |  |   |   |   |   |
|   | 66      |  |  |  |  |   |   |   |   |
|   | F3      |  |  |  |  |   |   |   |   |
|   | F2      |  |  |  |  |   |   |   |   |
|   | 66 & F2 |  |  |  |  |   |   |   |   |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

**Table A-5. Three-byte Opcode Map: 00H — F7H (First two bytes are 0F 3AH) \***

|   | px | 0                                   | 1                                    | 2                                    | 3                          | 4                                    | 5                                    | 6   | 7                         |
|---|----|-------------------------------------|--------------------------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------------|---|---------------------------|
| 0 | 66 | vpermq <sup>v</sup><br>Vqq, Wqq, lb | vpermpd <sup>v</sup><br>Vqq, Wqq, lb | vpblendd <sup>v</sup><br>Vx,Hx,Wx,lb |                            | vpermilps <sup>v</sup><br>Vx, Wx, lb | vpermilpd <sup>v</sup><br>Vx, Wx, lb | vperm2f128 <sup>v</sup><br>Vqq,Hqq,Wqq,lb |                           |
| 1 | 66 |                                     |                                      |                                      |                            | vpextrb<br>Rd/Mb, Vdq, lb            | vpextrw<br>Rd/Mw, Vdq, lb            | vpextrd/q<br>Ey, Vdq, lb                  | vextractps<br>Ed, Vdq, lb |
| 2 | 66 | vpinsrb<br>Vdq,Hdq,Ry/Mb,lb         | vinsertps<br>Vdq,Hdq,Udq/Md,lb       | vpinsrd/q<br>Vdq,Hdq,Ey,lb           |                            |                                      |                                      |   |                           |
| 3 |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| 4 | 66 | vdpps<br>Vx,Hx,Wx,lb                | vdppd<br>Vdq,Hdq,Wdq,lb              | vmepsadbw<br>Vx,Hx,Wx,lb             |                            | vpcimulqdd<br>Vdq,Hdq,Wdq,lb         |                                      | vperm2i128 <sup>v</sup><br>Vqq,Hqq,Wqq,lb |                           |
| 5 |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| 6 | 66 | vpcmpestrm<br>Vdq, Wdq, lb          | vpcmpestri<br>Vdq, Wdq, lb           | vpcmpistrm<br>Vdq, Wdq, lb           | vpcmpistri<br>Vdq, Wdq, lb |                                      |                                      |   |                           |
| 7 |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| 8 |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| 9 |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| A |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| B |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| C |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| D |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| E |    |                                     |                                      |                                      |                            |                                      |                                      |   |                           |
| F | F2 | RORX <sup>v</sup><br>Gy, Ey, lb     |                                      |                                      |                            |                                      |                                      |   |                           |

**Table A-5. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 3AH) \***

|   | px | 8   | 9   | A  | B  | C  | D                                    | E                          | F                          |
|---|----|---|---|--|--|--|--------------------------------------|----------------------------|----------------------------|
| 0 |    |   |   |  |  |  |                                      |                            | palignr<br>Pq, Qq, Ib      |
|   | 66 | vroundps<br>Vx, Wx, Ib                      | vroundpd<br>Vx, Wx, Ib                    | vroundss<br>Vss, Wss, Ib                 | vroundsd<br>Vsd, Wsd, Ib                 | vblendps<br>Vx, Hx, Wx, Ib               | vblendpd<br>Vx, Hx, Wx, Ib           | vpblendw<br>Vx, Hx, Wx, Ib | vpalignr<br>Vx, Hx, Wx, Ib |
| 1 | 66 | vinser128 <sup>v</sup><br>Vqq, Hqq, Wqq, Ib | vextractf128 <sup>v</sup><br>Wdq, Vqq, Ib |  |  |  | vcvtps2ph <sup>v</sup><br>Wx, Vx, Ib |                            |                            |
| 2 |    |   |   |  |  |  |                                      |                            |                            |
| 3 | 66 | vinser128 <sup>v</sup><br>Vqq, Hqq, Wqq, Ib | vextractf128 <sup>v</sup><br>Wdq, Vqq, Ib |  |  |  |                                      |                            |                            |
| 4 | 66 |   |   | vblendvps <sup>v</sup><br>Vx, Hx, Wx, Lx | vblendvpd <sup>v</sup><br>Vx, Hx, Wx, Lx | vpblendvb <sup>v</sup><br>Vx, Hx, Wx, Lx |                                      |                            |                            |
| 5 |    |   |   |  |  |  |                                      |                            |                            |
| 6 |    |   |   |  |  |  |                                      |                            |                            |
| 7 |    |   |   |  |  |  |                                      |                            |                            |
| 8 |    |   |   |  |  |  |                                      |                            |                            |
| 9 |    |   |   |  |  |  |                                      |                            |                            |
| A |    |   |   |  |  |  |                                      |                            |                            |
| B |    |   |   |  |  |  |                                      |                            |                            |
| C |    |   |   |  |  | sha1m4<br>Vdq, Wdq, Ib                   |                                      |                            |                            |
| D | 66 |   |   |  |  |  |                                      |                            | VAESKEYGEN<br>Vdq, Wdq, Ib |
| E |    |   |   |  |  |  |                                      |                            |                            |
| F |    |   |   |  |  |  |                                      |                            |                            |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

## A.4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWO-BYTE OPCODES

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.

| mod | nnn | R/M |
|-----|-----|-----|
|-----|-----|-----|

Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)

Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16, second column) provide a table entry point. The encoding for the r/m field for each instruction can be established using the third column of the table.

### A.4.1 Opcode Look-up Examples Using Opcode Extensions

An Example is provided below.

#### Example A-4. Interpreting an ADD Instruction

An ADD instruction with a 1-byte opcode of 80H is a Group 1 instruction:

- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).

#### Example A-5. Looking Up 0F01C3H

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3 and Table A-6:

- 0F tells us that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- C3 is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The Op/Reg bits [5,4,3] are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits [2,1,0] are 011B. This identifies the opcode as the VMRESUME instruction.

### A.4.2 Opcode Extension Tables

See Table A-6 below.

**Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \***

| Opcode  | Group | Mod 7,6  | pfx                | Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)  |  |  |                    |                               |   |                           |                 |
|---|-------|----------|--------------------|--|--|--|--------------------|-------------------------------|---|---------------------------|-----------------|
|   |       |          |                    | 000  | 001  | 010  | 011                | 100                           | 101   | 110                       | 111             |
| 80-83   | 1     | mem, 11B |                    | ADD  | OR   | ADC  | SBB                | AND                           | SUB   | XOR                       | CMP             |
| 8F  | 1A    | mem, 11B |                    | POP  |  |  |                    |                               |   |                           |                 |
| C0,C1 reg, imm<br>D0, D1 reg, 1<br>D2, D3 reg, CL | 2     | mem, 11B |                    | ROL  | ROR  | RCL  | RCR                | SHL/SAL                       | SHR   |                           | SAR             |
| F6, F7  | 3     | mem, 11B |                    | TEST<br>lb/lz  |  | NOT  | NEG                | MUL<br>AL/rAX                 | IMUL<br>AL/rAX                              | DIV<br>AL/rAX             | IDIV<br>AL/rAX  |
| FE  | 4     | mem, 11B |                    | INC<br>Eb  | DEC<br>Eb  |  |                    |                               |   |                           |                 |
| FF  | 5     | mem, 11B |                    | INC<br>Ev  | DEC<br>Ev  | near CALL <sup>f64</sup><br>Ev   | far CALL<br>Ep     | near JMP <sup>f64</sup><br>Ev | far JMP<br>Mp                               | PUSH <sup>d64</sup><br>Ev |                 |
| 0F 00   | 6     | mem, 11B |                    | SLDT<br>Rv/Mw  | STR<br>Rv/Mw   | LLDT<br>Ew   | LTR<br>Ew          | VERR<br>Ew                    | VERW<br>Ew                                  |                           |                 |
| 0F 01   | 7     | mem      |                    | SGDT<br>Ms   | SIDT<br>Ms   | LGDT<br>Ms   | LIDT<br>Ms         | SMSW<br>Mw/Rv                 |   | LMSW<br>Ew                | INVLPG<br>Mb    |
|   |       | 11B      |                    | VMCALL (001)<br>VMLAUNCH<br>(010)<br>VMRESUME<br>(011) VMXOFF<br>(100) | MONITOR<br>(000)<br>MWAIT (001)<br>CLAC (010)<br>STAC (011)<br>ENCLS (111) | XGETBV (000)<br>XSETBV (001)<br><br>VMFUNC<br>(100)<br>XEND (101)<br>XTEST (110)<br>ENCLU(111) |                    |                               | SWAPGS <sup>o64</sup> (000)<br>RDTSCP (001) |                           |                 |
| 0F BA   | 8     | mem, 11B |                    |  |  |  |                    | BT                            | BTS   | BTR                       | BTC             |
| 0F C7   | 9     | mem      |                    |  | CMPXCH8B Mq<br>CMPXCHG16B<br>Mdq   |  |                    |                               |   | VMPTRLD<br>Mq             | VMPTRST<br>Mq   |
|   |       |          | 66                 |  |  |  |                    |                               |   | VMCLEAR<br>Mq             |                 |
|   |       |          | F3                 |  |  |  |                    |                               |   | VMXON<br>Mq               |                 |
|   |       | 11B      |                    |  |  |  |                    |                               | RDRAND<br>Rv                                | RDSEED<br>Rv              |                 |
|   |       | F3       |                    |  |  |  |                    |                               |   | RDPID<br>Rd/q             |                 |
| 0F B9   | 10    | mem      |                    | UD1  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  |  |  |                    |                               |   |                           |                 |
| C6  | 11    | mem      |                    | MOV<br>Eb, lb  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  |  |  |                    |                               |   |                           | XABORT (000) lb |
| C7  |       | mem      |                    | MOV<br>Ev, lz  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  |  |  |                    |                               |   |                           | XBEGIN (000) Jz |
| 0F 71   | 12    | mem      |                    |  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  | psrlw<br>Nq, lb  |  | psraw<br>Nq, lb    |                               | psllw<br>Nq, lb                             |                           |                 |
| 66  |       |          | vpsrlw<br>Hx,Ux,lb |  | vpsraw<br>Hx,Ux,lb   |  | vpsllw<br>Hx,Ux,lb |                               |   |                           |                 |
| 0F 72   | 13    | mem      |                    |  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  | psrld<br>Nq, lb  |  | psrad<br>Nq, lb    |                               | pslld<br>Nq, lb                             |                           |                 |
| 66  |       |          | vpsrld<br>Hx,Ux,lb |  | vpsrad<br>Hx,Ux,lb   |  | vpslld<br>Hx,Ux,lb |                               |   |                           |                 |
| 0F 73   | 14    | mem      |                    |  |  |  |                    |                               |   |                           |                 |
|   |       | 11B      |                    |  | psrlq<br>Nq, lb  |  |                    |                               | psllq<br>Nq, lb                             |                           |                 |
| 66  |       |          | vpsrlq<br>Hx,Ux,lb |  | vpsrldq<br>Hx,Ux,lb  |  | vpsllq<br>Hx,Ux,lb | vpslldq<br>Hx,Ux,lb           |   |                           |                 |

**Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \* (Contd.)**

| Opcode      | Group | Mod 7,6 | pfx | Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis) |                             |                               |                             |              |        |          |         |
|-------------|-------|---------|-----|---|-----------------------------|-------------------------------|-----------------------------|--------------|--------|----------|---------|
|             |       |         |     | 000   | 001                         | 010                           | 011                         | 100          | 101    | 110      | 111     |
| 0F AE       | 15    | mem     |     | fxsave  | fxrstor                     | ldmxcsr                       | stmxcsr                     | XSAVE        | XRSTOR | XSAVEOPT | clflush |
|             |       | 11B     | F3  | RDFSBASE<br>Ry  | RDGSBASE<br>Ry              | WRFSBASE<br>Ry                | WRGSBASE<br>Ry              |              | lfence | mfence   | sfence  |
|             |       |         |     |   |                             |                               |                             |              |        |          |         |
| 0F 18       | 16    | mem     |     | prefetch<br>NTA   | prefetch<br>T0              | prefetch<br>T1                | prefetch<br>T2              | Reserved NOP |        |          |         |
|             |       | 11B     |     | Reserved NOP  |                             |                               |                             |              |        |          |         |
| VEX.0F38 F3 | 17    | mem     |     |   | BLSR <sup>v</sup><br>By, Ey | BLSMSK <sup>v</sup><br>By, Ey | BLSI <sup>v</sup><br>By, Ey |              |        |          |         |
|             |       | 11B     |     |   |                             |                               |                             |              |        |          |         |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

A.5 ESCAPE OPCODE INSTRUCTIONS

Opcode maps for coprocessor escape instruction opcodes (x87 floating-point instruction opcodes) are in Table A-7 through Table A-22. These maps are grouped by the first byte of the opcode, from D8-DF. Each of these opcodes has a ModR/M byte. If the ModR/M byte is within the range of 00H-BFH, bits 3-5 of the ModR/M byte are used as an opcode extension, similar to the technique used for 1- and 2-byte opcodes (see A.4). If the ModR/M byte is outside the range of 00H through BFH, the entire ModR/M byte is used as an opcode extension.

A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes

Examples are provided below.

Example A-6. Opcode with ModR/M Byte in the 00H through BFH Range

DD0504000000H can be interpreted as follows:

- The instruction encoded with this opcode can be located in Section . Since the ModR/M byte (05H) is within the 00H through BFH range, bits 3 through 5 (000) of this byte indicate the opcode for an FLD double-real instruction (see Table A-9).
- The double-real value to be loaded is at 00000004H (the 32-bit displacement that follows and belongs to this opcode).

Example A-7. Opcode with ModR/M Byte outside the 00H through BFH Range

D8C1H can be interpreted as follows:

- This example illustrates an opcode with a ModR/M byte outside the range of 00H through BFH. The instruction can be located in Section A.4.
- In Table A-8, the ModR/M byte C1H indicates row C, column 1 (the FADD instruction using ST(0), ST(1) as operands).

A.5.2 Escape Opcode Instruction Tables

Tables are listed below.

A.5.2.1 Escape Opcodes with D8 as First Byte

Table A-7 and A-8 contain maps for the escape instruction opcodes that begin with D8H. Table A-7 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-7. D8 Opcode Map When ModR/M Byte is Within 00H to BFH \*

| nnn Field of ModR/M Byte (refer to Figure A.4) |                     |                     |                      |                     |                      |                     |                      |
|--|---------------------|---------------------|----------------------|---------------------|----------------------|---------------------|----------------------|
| 000B   | 001B                | 010B                | 011B                 | 100B                | 101B                 | 110B                | 111B                 |
| FADD<br>single-real                            | FMUL<br>single-real | FCOM<br>single-real | FCOMP<br>single-real | FSUB<br>single-real | FSUBR<br>single-real | FDIV<br>single-real | FDIVR<br>single-real |

NOTES:

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.



Table A-8 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-8. D8 Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FADD        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCOM        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),T(2)  | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E | FSUB        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| F | FDIV        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FMUL        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCOMP       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),T(2)  | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E | FSUBR       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| F | FDIVR       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.2 Escape Opcodes with D9 as First Byte

Table A-9 and A-10 contain maps for escape instruction opcodes that begin with D9H. Table A-9 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-9. D9 Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |      |                    |                     |                       |                  |                       |                  |
|--------------------------|------|--------------------|---------------------|-----------------------|------------------|-----------------------|------------------|
| 000B                     | 001B | 010B               | 011B                | 100B                  | 101B             | 110B                  | 111B             |
| FLD<br>single-real       |      | FST<br>single-real | FSTP<br>single-real | FLDENV<br>14/28 bytes | FLDCW<br>2 bytes | FSTENV<br>14/28 bytes | FSTCW<br>2 bytes |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-10 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-10. D9 Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FLD         |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FNOP        |             |             |             |             |             |             |             |
| E | FCHS        | FABS        |             |             | FTST        | FXAM        |             |             |
| F | F2XM1       | FYL2X       | FPTAN       | FPATAN      | EXTRACT     | FPREM1      | FDECSTP     | FINCSTP     |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FXCH        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FLD1        | FLDL2T      | FLDL2E      | FLDPI       | FLDLG2      | FLDLN2      | FLDZ        |             |
| F | FPREM       | FYL2XP1     | FSQRT       | FSINCOS     | FRNDINT     | FSCALE      | FSIN        | FCOS        |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.3 Escape Opcodes with DA as First Byte

Table A-11 and A-12 contain maps for escape instruction opcodes that begin with DAH. Table A-11 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-11. DA Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |                        |                        |                         |                        |                         |                        |                         |
|--------------------------|------------------------|------------------------|-------------------------|------------------------|-------------------------|------------------------|-------------------------|
| 000B                     | 001B                   | 010B                   | 011B                    | 100B                   | 101B                    | 110B                   | 111B                    |
| FIADD<br>dword-integer   | FIMUL<br>dword-integer | FICOM<br>dword-integer | FICOMP<br>dword-integer | FISUB<br>dword-integer | FISUBR<br>dword-integer | FIDIV<br>dword-integer | FIDIVR<br>dword-integer |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-12 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-12. DA Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FCMOVB      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCMOVBE     |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E |             |             |             |             |             |             |             |             |
| F |             |             |             |             |             |             |             |             |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FCMOVE      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCMOVU      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E |             | FUCOMPP     |             |             |             |             |             |             |
| F |             |             |             |             |             |             |             |             |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

#### A.5.2.4 Escape Opcodes with DB as First Byte

Table A-13 and A-14 contain maps for escape instruction opcodes that begin with DBH. Table A-13 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |                         |                       |                        |      |                      |      |                       |
|--------------------------|-------------------------|-----------------------|------------------------|------|----------------------|------|-----------------------|
| 000B                     | 001B                    | 010B                  | 011B                   | 100B | 101B                 | 110B | 111B                  |
| FILD<br>dword-integer    | FISTTP<br>dword-integer | FIST<br>dword-integer | FISTP<br>dword-integer |      | FLD<br>extended-real |      | FSTP<br>extended-real |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-14 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-14. DB Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FCMOVNB     |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCMOVNBE    |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E |             |             | FCLEX       | FINIT       |             |             |             |             |
| F | FCOMI       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FCMOVNE     |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| D | FCMOVNU     |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| E | FUCOMI      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| F |             |             |             |             |             |             |             |             |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.5 Escape Opcodes with DC as First Byte

Table A-15 and A-16 contain maps for escape instruction opcodes that begin with DCH. Table A-15 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-15. DC Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte (refer to Figure A-1) |                     |                     |                      |                     |                      |                     |                      |
|--|---------------------|---------------------|----------------------|---------------------|----------------------|---------------------|----------------------|
| 000B   | 001B                | 010B                | 011B                 | 100B                | 101B                 | 110B                | 111B                 |
| FADD<br>double-real                            | FMUL<br>double-real | FCOM<br>double-real | FCOMP<br>double-real | FSUB<br>double-real | FSUBR<br>double-real | FDIV<br>double-real | FDIVR<br>double-real |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-16 shows the map if the ModR/M byte is outside the range of 00H-BFH. In this case the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-16. DC Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FADD        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FSUBR       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| F | FDIVR       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FMUL        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FSUB        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| F | FDIV        |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.6 Escape Opcodes with DD as First Byte

Table A-17 and A-18 contain maps for escape instruction opcodes that begin with DDH. Table A-17 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-17. DD Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |                     |                    |                     |                       |      |                      |                  |
|--------------------------|---------------------|--------------------|---------------------|-----------------------|------|----------------------|------------------|
| 000B                     | 001B                | 010B               | 011B                | 100B                  | 101B | 110B                 | 111B             |
| FLD<br>double-real       | FISTTP<br>integer64 | FST<br>double-real | FSTP<br>double-real | FRSTOR<br>98/108bytes |      | FSAVE<br>98/108bytes | FSTSW<br>2 bytes |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-18 shows the map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-18. DD Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FFREE       |             |             |             |             |             |             |             |
|   | ST(0)       | ST(1)       | ST(2)       | ST(3)       | ST(4)       | ST(5)       | ST(6)       | ST(7)       |
| D | FST         |             |             |             |             |             |             |             |
|   | ST(0)       | ST(1)       | ST(2)       | ST(3)       | ST(4)       | ST(5)       | ST(6)       | ST(7)       |
| E | FUCOM       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| F |             |             |             |             |             |             |             |             |

|   | 8      | 9     | A     | B     | C     | D     | E     | F     |
|---|--------|-------|-------|-------|-------|-------|-------|-------|
| C |        |       |       |       |       |       |       |       |
|   |        |       |       |       |       |       |       |       |
| D | FSTP   |       |       |       |       |       |       |       |
|   | ST(0)  | ST(1) | ST(2) | ST(3) | ST(4) | ST(5) | ST(6) | ST(7) |
| E | FUCOMP |       |       |       |       |       |       |       |
|   | ST(0)  | ST(1) | ST(2) | ST(3) | ST(4) | ST(5) | ST(6) | ST(7) |
| F |        |       |       |       |       |       |       |       |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.7 Escape Opcodes with DE as First Byte

Table A-19 and A-20 contain opcode maps for escape instruction opcodes that begin with DEH. Table A-19 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. In this case, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-19. DE Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |                       |                       |                        |                       |                        |                       |                        |
|--------------------------|-----------------------|-----------------------|------------------------|-----------------------|------------------------|-----------------------|------------------------|
| 000B                     | 001B                  | 010B                  | 011B                   | 100B                  | 101B                   | 110B                  | 111B                   |
| FIADD<br>word-integer    | FIMUL<br>word-integer | FICOM<br>word-integer | FICOMP<br>word-integer | FISUB<br>word-integer | FISUBR<br>word-integer | FIDIV<br>word-integer | FIDIVR<br>word-integer |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-20 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-20. DE Opcode Map When ModR/M Byte is Outside 00H to BFH \***

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FADDP       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FSUBRP      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| F | FDIVRP      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C | FMULP       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| D |             | FCOMPP      |             |             |             |             |             |             |
| E | FSUBP       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |
| F | FDIVP       |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(1),ST(0) | ST(2),ST(0) | ST(3),ST(0) | ST(4),ST(0) | ST(5),ST(0) | ST(6),ST(0) | ST(7),ST(0) |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

### A.5.2.8 Escape Opcodes with DF As First Byte

Table A-21 and A-22 contain the opcode maps for escape instruction opcodes that begin with DFH. Table A-21 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-21. DF Opcode Map When ModR/M Byte is Within 00H to BFH \***

| nnn Field of ModR/M Byte |                        |                      |                       |                    |                       |                     |                        |
|--------------------------|------------------------|----------------------|-----------------------|--------------------|-----------------------|---------------------|------------------------|
| 000B                     | 001B                   | 010B                 | 011B                  | 100B               | 101B                  | 110B                | 111B                   |
| FILD<br>word-integer     | FISTTP<br>word-integer | FIST<br>word-integer | FISTP<br>word-integer | FBLD<br>packed-BCD | FILD<br>qword-integer | FBSTP<br>packed-BCD | FISTP<br>qword-integer |

**NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-22 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-22. DF Opcode Map When ModR/M Byte is Outside 00H to BFH \*

|   | 0           | 1           | 2           | 3           | 4           | 5           | 6           | 7           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FSTSW<br>AX |             |             |             |             |             |             |             |
| F | FCOMIP      |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |

|   | 8           | 9           | A           | B           | C           | D           | E           | F           |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| C |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| D |             |             |             |             |             |             |             |             |
|   |             |             |             |             |             |             |             |             |
| E | FUCOMIP     |             |             |             |             |             |             |             |
|   | ST(0),ST(0) | ST(0),ST(1) | ST(0),ST(2) | ST(0),ST(3) | ST(0),ST(4) | ST(0),ST(5) | ST(0),ST(6) | ST(0),ST(7) |
| F |             |             |             |             |             |             |             |             |

NOTES:

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.



This page was  
intentionally left  
blank.



# APPENDIX B INSTRUCTION FORMATS AND ENCODINGS

This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture's machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

## B.1 MACHINE INSTRUCTION FORMAT

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:

- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)




Figure B-1. General Machine Instruction Format

The following sections discuss this format.

### B.1.1 Legacy Prefixes

The legacy prefixes noted in Figure B-1 include 66H, 67H, F2H and F3H. They are optional, except when F2H, F3H and 66H are used in new instruction extensions. Legacy prefixes must be placed before REX prefixes.

Refer to Chapter 2, "Instruction Format," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*, for more information on legacy prefixes.

## B.1.2 REX Prefixes

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

Refer to Chapter 2, “Instruction Format,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*, for more information on REX prefixes.

## B.1.3 Opcode Fields

The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.

Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field (2 bits), the reg field (3 bits; this field is sometimes an opcode extension), and the R/M field (3 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.

If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

Refer to Chapter 2, “Instruction Format,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*, for more information on opcodes.

## B.1.4 Special Fields

Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.

**Table B-1. Special Fields Within Instruction Encodings**

| Field Name | Description   | Number of Bits |
|------------|---|----------------|
| reg        | General-register specifier (see Table B-4 or B-5).  | 3              |
| w          | Specifies if data is byte or full-sized, where full-sized is 16 or 32 bits (see Table B-6). | 1              |
| s          | Specifies sign extension of an immediate field (see Table B-7).                             | 1              |
| sreg2      | Segment register specifier for CS, SS, DS, ES (see Table B-8).                              | 2              |
| sreg3      | Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8).                      | 3              |
| eee        | Specifies a special-purpose (control or debug) register (see Table B-9).                    | 3              |
| tttn       | For conditional instructions, specifies a condition asserted or negated (see Table B-12).   | 4              |
| d          | Specifies direction of data operation (see Table B-11).                                     | 1              |

### B.1.4.1 Reg Field (reg) for Non-64-Bit Modes

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

**Table B-2. Encoding of reg Field When w Field is Not Present in Instruction**

| reg Field | Register Selected during<br>16-Bit Data Operations | Register Selected during<br>32-Bit Data Operations |
|-----------|--|--|
| 000       | AX   | EAX  |
| 001       | CX   | ECX  |
| 010       | DX   | EDX  |
| 011       | BX   | EBX  |
| 100       | SP   | ESP  |
| 101       | BP   | EBP  |
| 110       | SI   | ESI  |
| 111       | DI   | EDI  |

**Table B-3. Encoding of reg Field When w Field is Present in Instruction**

| Register Specified by reg Field<br>During 16-Bit Data Operations |                     |            | Register Specified by reg Field<br>During 32-Bit Data Operations |                     |            |
|--|---------------------|------------|--|---------------------|------------|
| reg  | Function of w Field |            | reg  | Function of w Field |            |
|  | When w = 0          | When w = 1 |  | When w = 0          | When w = 1 |
| 000  | AL                  | AX         | 000  | AL                  | EAX        |
| 001  | CL                  | CX         | 001  | CL                  | ECX        |
| 010  | DL                  | DX         | 010  | DL                  | EDX        |
| 011  | BL                  | BX         | 011  | BL                  | EBX        |
| 100  | AH                  | SP         | 100  | AH                  | ESP        |
| 101  | CH                  | BP         | 101  | CH                  | EBP        |
| 110  | DH                  | SI         | 110  | DH                  | ESI        |
| 111  | BH                  | DI         | 111  | BH                  | EDI        |

### B.1.4.2 Reg Field (reg) for 64-Bit Mode

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence of and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

**Table B-4. Encoding of reg Field When w Field is Not Present in Instruction**

| reg Field | Register Selected during 16-Bit Data Operations | Register Selected during 32-Bit Data Operations | Register Selected during 64-Bit Data Operations |
|-----------|---|---|---|
| 000       | AX  | EAX   | RAX   |
| 001       | CX  | ECX   | RCX   |
| 010       | DX  | EDX   | RDX   |
| 011       | BX  | EBX   | RBX   |
| 100       | SP  | ESP   | RSP   |
| 101       | BP  | EBP   | RBP   |
| 110       | SI  | ESI   | RSI   |
| 111       | DI  | EDI   | RDI   |

**Table B-5. Encoding of reg Field When w Field is Present in Instruction**

| Register Specified by reg Field During 16-Bit Data Operations |                     |            | Register Specified by reg Field During 32-Bit Data Operations |                     |            |
|---|---------------------|------------|---|---------------------|------------|
| reg   | Function of w Field |            | reg   | Function of w Field |            |
|   | When w = 0          | When w = 1 |   | When w = 0          | When w = 1 |
| 000   | AL                  | AX         | 000   | AL                  | EAX        |
| 001   | CL                  | CX         | 001   | CL                  | ECX        |
| 010   | DL                  | DX         | 010   | DL                  | EDX        |
| 011   | BL                  | BX         | 011   | BL                  | EBX        |
| 100   | AH <sup>1</sup>     | SP         | 100   | AH*                 | ESP        |
| 101   | CH <sup>1</sup>     | BP         | 101   | CH*                 | EBP        |
| 110   | DH <sup>1</sup>     | SI         | 110   | DH*                 | ESI        |
| 111   | BH <sup>1</sup>     | DI         | 111   | BH*                 | EDI        |

**NOTES:**

1. AH, CH, DH, BH can not be encoded when REX prefix is used. Such an expression defaults to the low byte.

### B.1.4.3 Encoding of Operand Size (w) Bit

The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

**Table B-6. Encoding of Operand Size (w) Bit**

| w Bit | Operand Size When Operand-Size Attribute is 16 Bits | Operand Size When Operand-Size Attribute is 32 Bits |
|-------|---|---|
| 0     | 8 Bits  | 8 Bits  |
| 1     | 16 Bits   | 32 Bits   |

#### B.1.4.4 Sign-Extend (s) Bit

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

**Table B-7. Encoding of Sign-Extend (s) Bit**

| s | Effect on 8-Bit Immediate Data                   | Effect on 16- or 32-Bit Immediate Data |
|---|--|--|
| 0 | None   | None                                   |
| 1 | Sign-extend to fill 16-bit or 32-bit destination | None                                   |

#### B.1.4.5 Segment Register (sreg) Field

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

**Table B-8. Encoding of the Segment Register (sreg) Field**

| 2-Bit sreg2 Field | Segment Register Selected | 3-Bit sreg3 Field | Segment Register Selected |
|-------------------|---------------------------|-------------------|---------------------------|
| 00                | ES                        | 000               | ES                        |
| 01                | CS                        | 001               | CS                        |
| 10                | SS                        | 010               | SS                        |
| 11                | DS                        | 011               | DS                        |
|                   |                           | 100               | FS                        |
|                   |                           | 101               | GS                        |
|                   |                           | 110               | Reserved <sup>1</sup>     |
|                   |                           | 111               | Reserved                  |

**NOTES:**

1. Do not use reserved encodings.

#### B.1.4.6 Special-Purpose Register (eee) Field

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 through 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

**Table B-9. Encoding of Special-Purpose Register (eee) Field**

| eee | Control Register      | Debug Register |
|-----|-----------------------|----------------|
| 000 | CR0                   | DR0            |
| 001 | Reserved <sup>1</sup> | DR1            |
| 010 | CR2                   | DR2            |
| 011 | CR3                   | DR3            |
| 100 | CR4                   | Reserved       |
| 101 | Reserved              | Reserved       |
| 110 | Reserved              | DR6            |
| 111 | Reserved              | DR7            |

**NOTES:**

1. Do not use reserved encodings.

### B.1.4.7 Condition Test (ttn) Field

For conditional instructions (such as conditional jumps and set on condition), the condition test field (ttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition ( $n = 0$ ) or its negation ( $n = 1$ ).

- For 1-byte primary opcodes, the ttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the ttn field is located in bits 3, 2, 1, and 0 of the second opcode byte.

Table B-10 shows the encoding of the ttn field.

**Table B-10. Encoding of Conditional Test (ttn) Field**

| t t t n | Mnemonic | Condition                               |
|---------|----------|---|
| 0000    | O        | Overflow                                |
| 0001    | NO       | No overflow                             |
| 0010    | B, NAE   | Below, Not above or equal               |
| 0011    | NB, AE   | Not below, Above or equal               |
| 0100    | E, Z     | Equal, Zero                             |
| 0101    | NE, NZ   | Not equal, Not zero                     |
| 0110    | BE, NA   | Below or equal, Not above               |
| 0111    | NBE, A   | Not below or equal, Above               |
| 1000    | S        | Sign                                    |
| 1001    | NS       | Not sign                                |
| 1010    | P, PE    | Parity, Parity Even                     |
| 1011    | NP, PO   | Not parity, Parity Odd                  |
| 1100    | L, NGE   | Less than, Not greater than or equal to |
| 1101    | NL, GE   | Not less than, Greater than or equal to |
| 1110    | LE, NG   | Less than or equal to, Not greater than |
| 1111    | NLE, G   | Not less than or equal to, Greater than |

### B.1.4.8 Direction (d) Bit

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.

- When used for integer instructions, the d bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol “d” in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the d bit is shown as bit 2 of the first byte of the primary opcode.

**Table B-11. Encoding of Operation Direction (d) Bit**

| d | Source             | Destination        |
|---|--------------------|--------------------|
| 0 | reg Field          | ModR/M or SIB Byte |
| 1 | ModR/M or SIB Byte | reg Field          |

### B.1.5 Other Notes

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.



Table B-12. Notes on Instruction Encoding

| Symbol | Note  |
|--------|---|
| A      | A value of 11B in bits 7 and 6 of the ModR/M byte is reserved.          |
| B      | A value of 01B (or 10B) in bits 7 and 6 of the ModR/M byte is reserved. |

## B.2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes

| Instruction and Format                         | Encoding                                 |
|--|--|
| <b>AAA – ASCII Adjust after Addition</b>       | 0011 0111                                |
| <b>AAD – ASCII Adjust AX before Division</b>   | 1101 0101 : 0000 1010                    |
| <b>AAM – ASCII Adjust AX after Multiply</b>    | 1101 0100 : 0000 1010                    |
| <b>AAS – ASCII Adjust AL after Subtraction</b> | 0011 1111                                |
| <b>ADC – ADD with Carry</b>                    |  |
| register1 to register2                         | 0001 000w : 11 reg1 reg2                 |
| register2 to register1                         | 0001 001w : 11 reg1 reg2                 |
| memory to register                             | 0001 001w : mod reg r/m                  |
| register to memory                             | 0001 000w : mod reg r/m                  |
| immediate to register                          | 1000 00sw : 11 010 reg : immediate data  |
| immediate to AL, AX, or EAX                    | 0001 010w : immediate data               |
| immediate to memory                            | 1000 00sw : mod 010 r/m : immediate data |
| <b>ADD – Add</b>                               |  |
| register1 to register2                         | 0000 000w : 11 reg1 reg2                 |
| register2 to register1                         | 0000 001w : 11 reg1 reg2                 |
| memory to register                             | 0000 001w : mod reg r/m                  |
| register to memory                             | 0000 000w : mod reg r/m                  |
| immediate to register                          | 1000 00sw : 11 000 reg : immediate data  |
| immediate to AL, AX, or EAX                    | 0000 010w : immediate data               |
| immediate to memory                            | 1000 00sw : mod 000 r/m : immediate data |
| <b>AND – Logical AND</b>                       |  |
| register1 to register2                         | 0010 000w : 11 reg1 reg2                 |
| register2 to register1                         | 0010 001w : 11 reg1 reg2                 |
| memory to register                             | 0010 001w : mod reg r/m                  |
| register to memory                             | 0010 000w : mod reg r/m                  |
| immediate to register                          | 1000 00sw : 11 100 reg : immediate data  |
| immediate to AL, AX, or EAX                    | 0010 010w : immediate data               |
| immediate to memory                            | 1000 00sw : mod 100 r/m : immediate data |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                          | Encoding  |
|---|---|
| <b>ARPL – Adjust RPL Field of Selector</b>      |   |
| from register                                   | 0110 0011 : 11 reg1 reg2                        |
| from memory                                     | 0110 0011 : mod reg r/m                         |
| <b>BOUND – Check Array Against Bounds</b>       | 0110 0010 : mod <sup>A</sup> reg r/m            |
| <b>BSF – Bit Scan Forward</b>                   |   |
| register1, register2                            | 0000 1111 : 1011 1100 : 11 reg1 reg2            |
| memory, register                                | 0000 1111 : 1011 1100 : mod reg r/m             |
| <b>BSR – Bit Scan Reverse</b>                   |   |
| register1, register2                            | 0000 1111 : 1011 1101 : 11 reg1 reg2            |
| memory, register                                | 0000 1111 : 1011 1101 : mod reg r/m             |
| <b>BSWAP – Byte Swap</b>                        | 0000 1111 : 1100 1 reg                          |
| <b>BT – Bit Test</b>                            |   |
| register, immediate                             | 0000 1111 : 1011 1010 : 11 100 reg: imm8 data   |
| memory, immediate                               | 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data |
| register1, register2                            | 0000 1111 : 1010 0011 : 11 reg2 reg1            |
| memory, reg                                     | 0000 1111 : 1010 0011 : mod reg r/m             |
| <b>BTC – Bit Test and Complement</b>            |   |
| register, immediate                             | 0000 1111 : 1011 1010 : 11 111 reg: imm8 data   |
| memory, immediate                               | 0000 1111 : 1011 1010 : mod 111 r/m : imm8 data |
| register1, register2                            | 0000 1111 : 1011 1011 : 11 reg2 reg1            |
| memory, reg                                     | 0000 1111 : 1011 1011 : mod reg r/m             |
| <b>BTR – Bit Test and Reset</b>                 |   |
| register, immediate                             | 0000 1111 : 1011 1010 : 11 110 reg: imm8 data   |
| memory, immediate                               | 0000 1111 : 1011 1010 : mod 110 r/m : imm8 data |
| register1, register2                            | 0000 1111 : 1011 0011 : 11 reg2 reg1            |
| memory, reg                                     | 0000 1111 : 1011 0011 : mod reg r/m             |
| <b>BTS – Bit Test and Set</b>                   |   |
| register, immediate                             | 0000 1111 : 1011 1010 : 11 101 reg: imm8 data   |
| memory, immediate                               | 0000 1111 : 1011 1010 : mod 101 r/m : imm8 data |
| register1, register2                            | 0000 1111 : 1010 1011 : 11 reg2 reg1            |
| memory, reg                                     | 0000 1111 : 1010 1011 : mod reg r/m             |
| <b>CALL – Call Procedure (in same segment)</b>  |   |
| direct  | 1110 1000 : full displacement                   |
| register indirect                               | 1111 1111 : 11 010 reg                          |
| memory indirect                                 | 1111 1111 : mod 010 r/m                         |
| <b>CALL – Call Procedure (in other segment)</b> |   |
| direct  | 1001 1010 : unsigned full offset, selector      |
| indirect  | 1111 1111 : mod 011 r/m                         |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                                  | Encoding                                 |
|---|--|
| <b>CBW – Convert Byte to Word</b>                       | 1001 1000                                |
| <b>CDQ – Convert Doubleword to Qword</b>                | 1001 1001                                |
| <b>CLC – Clear Carry Flag</b>                           | 1111 1000                                |
| <b>CLD – Clear Direction Flag</b>                       | 1111 1100                                |
| <b>CLI – Clear Interrupt Flag</b>                       | 1111 1010                                |
| <b>CLTS – Clear Task-Switched Flag in CR0</b>           | 0000 1111 : 0000 0110                    |
| <b>CMC – Complement Carry Flag</b>                      | 1111 0101                                |
| <b>CMP – Compare Two Operands</b>                       |  |
| register1 with register2                                | 0011 100w : 11 reg1 reg2                 |
| register2 with register1                                | 0011 101w : 11 reg1 reg2                 |
| memory with register                                    | 0011 100w : mod reg r/m                  |
| register with memory                                    | 0011 101w : mod reg r/m                  |
| immediate with register                                 | 1000 00sw : 11 111 reg : immediate data  |
| immediate with AL, AX, or EAX                           | 0011 110w : immediate data               |
| immediate with memory                                   | 1000 00sw : mod 111 r/m : immediate data |
| <b>CMPS/CMPSB/CMPSW/CMPSD – Compare String Operands</b> | 1010 011w                                |
| <b>CMPXCHG – Compare and Exchange</b>                   |  |
| register1, register2                                    | 0000 1111 : 1011 000w : 11 reg2 reg1     |
| memory, register  | 0000 1111 : 1011 000w : mod reg r/m      |
| <b>CPUID – CPU Identification</b>                       | 0000 1111 : 1010 0010                    |
| <b>CWD – Convert Word to Doubleword</b>                 | 1001 1001                                |
| <b>CWDE – Convert Word to Doubleword</b>                | 1001 1000                                |
| <b>DAA – Decimal Adjust AL after Addition</b>           | 0010 0111                                |
| <b>DAS – Decimal Adjust AL after Subtraction</b>        | 0010 1111                                |
| <b>DEC – Decrement by 1</b>                             |  |
| register  | 1111 111w : 11 001 reg                   |
| register (alternate encoding)                           | 0100 1 reg                               |
| memory  | 1111 111w : mod 001 r/m                  |
| <b>DIV – Unsigned Divide</b>                            |  |
| AL, AX, or EAX by register                              | 1111 011w : 11 110 reg                   |
| AL, AX, or EAX by memory                                | 1111 011w : mod 110 r/m                  |
| <b>HLT – Halt</b>                                       | 1111 0100                                |
| <b>IDIV – Signed Divide</b>                             |  |
| AL, AX, or EAX by register                              | 1111 011w : 11 111 reg                   |
| AL, AX, or EAX by memory                                | 1111 011w : mod 111 r/m                  |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format  | Encoding   |
|---|--|
| <b>IMUL - Signed Multiply</b>   |  |
| AL, AX, or EAX with register  | 1111 011w : 11 101 reg                               |
| AL, AX, or EAX with memory  | 1111 011w : mod 101 reg                              |
| register1 with register2  | 0000 1111 : 1010 1111 : 11 : reg1 reg2               |
| register with memory  | 0000 1111 : 1010 1111 : mod reg r/m                  |
| register1 with immediate to register2   | 0110 10s1 : 11 reg1 reg2 : immediate data            |
| memory with immediate to register   | 0110 10s1 : mod reg r/m : immediate data             |
| <b>IN - Input From Port</b>   |  |
| fixed port  | 1110 010w : port number                              |
| variable port   | 1110 110w  |
| <b>INC - Increment by 1</b>   |  |
| reg   | 1111 111w : 11 000 reg                               |
| reg (alternate encoding)  | 0100 0 reg   |
| memory  | 1111 111w : mod 000 r/m                              |
| <b>INS - Input from DX Port</b>   | 0110 110w  |
| <b>INT n - Interrupt Type n</b>   | 1100 1101 : type                                     |
| <b>INT - Single-Step Interrupt 3</b>  | 1100 1100  |
| <b>INTO - Interrupt 4 on Overflow</b>   | 1100 1110  |
| <b>INVD - Invalidate Cache</b>  | 0000 1111 : 0000 1000                                |
| <b>INVLPG - Invalidate TLB Entry</b>  | 0000 1111 : 0000 0001 : mod 111 r/m                  |
| <b>INVPCID - Invalidate Process-Context Identifier</b>  | 0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m |
| <b>IRET/IRETD - Interrupt Return</b>  | 1100 1111  |
| <b>Jcc - Jump if Condition is Met</b>   |  |
| 8-bit displacement  | 0111 ttn : 8-bit displacement                        |
| full displacement   | 0000 1111 : 1000 ttn : full displacement             |
| <b>JCXZ/JECXZ - Jump on CX/ECX Zero</b><br>Address-size prefix differentiates JCXZ<br>and JECXZ | 1110 0011 : 8-bit displacement                       |
| <b>JMP - Unconditional Jump (to same segment)</b>   |  |
| short   | 1110 1011 : 8-bit displacement                       |
| direct  | 1110 1001 : full displacement                        |
| register indirect   | 1111 1111 : 11 100 reg                               |
| memory indirect   | 1111 1111 : mod 100 r/m                              |
| <b>JMP - Unconditional Jump (to other segment)</b>  |  |
| direct intersegment   | 1110 1010 : unsigned full offset, selector           |
| indirect intersegment   | 1111 1111 : mod 101 r/m                              |
| <b>LAHF - Load Flags into AHRegister</b>  | 1001 1111  |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                                 | Encoding   |
|--|--|
| <b>LAR - Load Access Rights Byte</b>                   |  |
| from register  | 0000 1111 : 0000 0010 : 11 reg1 reg2             |
| from memory  | 0000 1111 : 0000 0010 : mod reg r/m              |
| <b>LDS - Load Pointer to DS</b>                        | 1100 0101 : mod <sup>A,B</sup> reg r/m           |
| <b>LEA - Load Effective Address</b>                    | 1000 1101 : mod <sup>A</sup> reg r/m             |
| <b>LEAVE - High Level Procedure Exit</b>               | 1100 1001  |
| <b>LES - Load Pointer to ES</b>                        | 1100 0100 : mod <sup>A,B</sup> reg r/m           |
| <b>LFS - Load Pointer to FS</b>                        | 0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m |
| <b>LGDT - Load Global Descriptor Table Register</b>    | 0000 1111 : 0000 0001 : mod <sup>A</sup> 010 r/m |
| <b>LGS - Load Pointer to GS</b>                        | 0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m |
| <b>LIDT - Load Interrupt Descriptor Table Register</b> | 0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m |
| <b>LLDT - Load Local Descriptor Table Register</b>     |  |
| LDTR from register                                     | 0000 1111 : 0000 0000 : 11 010 reg               |
| LDTR from memory                                       | 0000 1111 : 0000 0000 : mod 010 r/m              |
| <b>LMSW - Load Machine Status Word</b>                 |  |
| from register  | 0000 1111 : 0000 0001 : 11 110 reg               |
| from memory  | 0000 1111 : 0000 0001 : mod 110 r/m              |
| <b>LOCK - Assert LOCK# Signal Prefix</b>               | 1111 0000  |
| <b>LODS/LODSB/LODSW/LODSD - Load String Operand</b>    | 1010 110w  |
| <b>LOOP - Loop Count</b>                               | 1110 0010 : 8-bit displacement                   |
| <b>LOOPZ/LOOPE - Loop Count while Zero/Equal</b>       | 1110 0001 : 8-bit displacement                   |
| <b>LOOPNZ/LOOPNE - Loop Count while not Zero/Equal</b> | 1110 0000 : 8-bit displacement                   |
| <b>LSL - Load Segment Limit</b>                        |  |
| from register  | 0000 1111 : 0000 0011 : 11 reg1 reg2             |
| from memory  | 0000 1111 : 0000 0011 : mod reg r/m              |
| <b>LSS - Load Pointer to SS</b>                        | 0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m |
| <b>LTR - Load Task Register</b>                        |  |
| from register  | 0000 1111 : 0000 0000 : 11 011 reg               |
| from memory  | 0000 1111 : 0000 0000 : mod 011 r/m              |
| <b>MOV - Move Data</b>                                 |  |
| register1 to register2                                 | 1000 100w : 11 reg1 reg2                         |
| register2 to register1                                 | 1000 101w : 11 reg1 reg2                         |
| memory to reg  | 1000 101w : mod reg r/m                          |
| reg to memory  | 1000 100w : mod reg r/m                          |
| immediate to register                                  | 1100 011w : 11 000 reg : immediate data          |
| immediate to register (alternate encoding)             | 1011 w reg : immediate data                      |
| immediate to memory                                    | 1100 011w : mod 000 r/m : immediate data         |
| memory to AL, AX, or EAX                               | 1010 000w : full displacement                    |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format   | Encoding                                      |
|--|---|
| AL, AX, or EAX to memory   | 1010 001w : full displacement                 |
| <b>MOV – Move to/from Control Registers</b>                      |   |
| CR0 from register  | 0000 1111 : 0010 0010 : -- 000 reg            |
| CR2 from register  | 0000 1111 : 0010 0010 : -- 010 reg            |
| CR3 from register  | 0000 1111 : 0010 0010 : -- 011 reg            |
| CR4 from register  | 0000 1111 : 0010 0010 : -- 100 reg            |
| register from CR0-CR4  | 0000 1111 : 0010 0000 : -- eee reg            |
| <b>MOV – Move to/from Debug Registers</b>                        |   |
| DR0-DR3 from register  | 0000 1111 : 0010 0011 : -- eee reg            |
| DR4-DR5 from register  | 0000 1111 : 0010 0011 : -- eee reg            |
| DR6-DR7 from register  | 0000 1111 : 0010 0011 : -- eee reg            |
| register from DR6-DR7  | 0000 1111 : 0010 0001 : -- eee reg            |
| register from DR4-DR5  | 0000 1111 : 0010 0001 : -- eee reg            |
| register from DR0-DR3  | 0000 1111 : 0010 0001 : -- eee reg            |
| <b>MOV – Move to/from Segment Registers</b>                      |   |
| register to segment register                                     | 1000 1110 : 11 sreg3 reg                      |
| register to SS   | 1000 1110 : 11 sreg3 reg                      |
| memory to segment reg  | 1000 1110 : mod sreg3 r/m                     |
| memory to SS   | 1000 1110 : mod sreg3 r/m                     |
| segment register to register                                     | 1000 1100 : 11 sreg3 reg                      |
| segment register to memory                                       | 1000 1100 : mod sreg3 r/m                     |
| <b>MOVBE – Move data after swapping bytes</b>                    |   |
| memory to register   | 0000 1111 : 0011 1000:1111 0000 : mod reg r/m |
| register to memory   | 0000 1111 : 0011 1000:1111 0001 : mod reg r/m |
| <b>MOVS/MOVSb/MOVSsw/MOVSd – Move Data from String to String</b> | 1010 010w                                     |
| <b>MOVSX – Move with Sign-Extend</b>                             |   |
| memory to reg  | 0000 1111 : 1011 111w : mod reg r/m           |
| <b>MOVZX – Move with Zero-Extend</b>                             |   |
| register2 to register1   | 0000 1111 : 1011 011w : 11 reg1 reg2          |
| memory to register   | 0000 1111 : 1011 011w : mod reg r/m           |
| <b>MUL – Unsigned Multiply</b>                                   |   |
| AL, AX, or EAX with register                                     | 1111 011w : 11 100 reg                        |
| AL, AX, or EAX with memory                                       | 1111 011w : mod 100 r/m                       |
| <b>NEG – Two's Complement Negation</b>                           |   |
| register   | 1111 011w : 11 011 reg                        |
| memory   | 1111 011w : mod 011 r/m                       |
| <b>NOP – No Operation</b>  | 1001 0000                                     |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format   | Encoding                                 |
|--|--|
| <b>NOP – Multi-byte No Operation<sup>1</sup></b>   |  |
| register   | 0000 1111 0001 1111 : 11 000 reg         |
| memory   | 0000 1111 0001 1111 : mod 000 r/m        |
| <b>NOT – One’s Complement Negation</b>   |  |
| register   | 1111 011w : 11 010 reg                   |
| memory   | 1111 011w : mod 010 r/m                  |
| <b>OR – Logical Inclusive OR</b>   |  |
| register1 to register2   | 0000 100w : 11 reg1 reg2                 |
| register2 to register1   | 0000 101w : 11 reg1 reg2                 |
| memory to register   | 0000 101w : mod reg r/m                  |
| register to memory   | 0000 100w : mod reg r/m                  |
| immediate to register  | 1000 00sw : 11 001 reg : immediate data  |
| immediate to AL, AX, or EAX  | 0000 110w : immediate data               |
| immediate to memory  | 1000 00sw : mod 001 r/m : immediate data |
| <b>OUT – Output to Port</b>  |  |
| fixed port   | 1110 011w : port number                  |
| variable port  | 1110 111w                                |
| <b>OUTS – Output to DX Port</b>  | 0110 111w                                |
| <b>POP – Pop a Word from the Stack</b>   |  |
| register   | 1000 1111 : 11 000 reg                   |
| register (alternate encoding)  | 0101 1 reg                               |
| memory   | 1000 1111 : mod 000 r/m                  |
| <b>POP – Pop a Segment Register from the Stack (Note: CS cannot be sreg2 in this usage.)</b> |  |
| segment register DS, ES  | 000 sreg2 111                            |
| segment register SS  | 000 sreg2 111                            |
| segment register FS, GS  | 0000 1111: 10 sreg3 001                  |
| <b>POPA/POPAD – Pop All General Registers</b>  | 0110 0001                                |
| <b>POPF/POPFD – Pop Stack into FLAGS or EFLAGS Register</b>                                  | 1001 1101                                |
| <b>PUSH – Push Operand onto the Stack</b>  |  |
| register   | 1111 1111 : 11 110 reg                   |
| register (alternate encoding)  | 0101 0 reg                               |
| memory   | 1111 1111 : mod 110 r/m                  |
| immediate  | 0110 10s0 : immediate data               |
| <b>PUSH – Push Segment Register onto the Stack</b>   |  |
| segment register CS,DS,ES,SS   | 000 sreg2 110                            |
| segment register FS,GS   | 0000 1111: 10 sreg3 000                  |
| <b>PUSHA/PUSHAD – Push All General Registers</b>   | 0110 0000                                |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                                   | Encoding                            |
|--|-------------------------------------|
| <b>PUSHF/PUSHFD - Push Flags Register onto the Stack</b> | 1001 1100                           |
| <b>RCL - Rotate thru Carry Left</b>                      |                                     |
| register by 1  | 1101 000w : 11 010 reg              |
| memory by 1  | 1101 000w : mod 010 r/m             |
| register by CL   | 1101 001w : 11 010 reg              |
| memory by CL   | 1101 001w : mod 010 r/m             |
| register by immediate count                              | 1100 000w : 11 010 reg : imm8 data  |
| memory by immediate count                                | 1100 000w : mod 010 r/m : imm8 data |
| <b>RCR - Rotate thru Carry Right</b>                     |                                     |
| register by 1  | 1101 000w : 11 011 reg              |
| memory by 1  | 1101 000w : mod 011 r/m             |
| register by CL   | 1101 001w : 11 011 reg              |
| memory by CL   | 1101 001w : mod 011 r/m             |
| register by immediate count                              | 1100 000w : 11 011 reg : imm8 data  |
| memory by immediate count                                | 1100 000w : mod 011 r/m : imm8 data |
| <b>RDMSR - Read from Model-Specific Register</b>         | 0000 1111 : 0011 0010               |
| <b>RDPMS - Read Performance Monitoring Counters</b>      | 0000 1111 : 0011 0011               |
| <b>RDTSC - Read Time-Stamp Counter</b>                   | 0000 1111 : 0011 0001               |
| <b>RDTSCP - Read Time-Stamp Counter and Processor ID</b> | 0000 1111 : 0000 0001 : 1111 1001   |
| <b>REP INS - Input String</b>                            | 1111 0011 : 0110 110w               |
| <b>REP LODS - Load String</b>                            | 1111 0011 : 1010 110w               |
| <b>REP MOVS - Move String</b>                            | 1111 0011 : 1010 010w               |
| <b>REP OUTS - Output String</b>                          | 1111 0011 : 0110 111w               |
| <b>REP STOS - Store String</b>                           | 1111 0011 : 1010 101w               |
| <b>REPE CMPS - Compare String</b>                        | 1111 0011 : 1010 011w               |
| <b>REPE SCAS - Scan String</b>                           | 1111 0011 : 1010 111w               |
| <b>REPNE CMPS - Compare String</b>                       | 1111 0010 : 1010 011w               |
| <b>REPNE SCAS - Scan String</b>                          | 1111 0010 : 1010 111w               |
| <b>RET - Return from Procedure (to same segment)</b>     |                                     |
| no argument  | 1100 0011                           |
| adding immediate to SP                                   | 1100 0010 : 16-bit displacement     |
| <b>RET - Return from Procedure (to other segment)</b>    |                                     |
| intersegment   | 1100 1011                           |
| adding immediate to SP                                   | 1100 1010 : 16-bit displacement     |



**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                               | Encoding   |
|--|--|
| <b>ROL – Rotate Left</b>                             |  |
| register by 1  | 1101 000w : 11 000 reg                           |
| memory by 1  | 1101 000w : mod 000 r/m                          |
| register by CL                                       | 1101 001w : 11 000 reg                           |
| memory by CL   | 1101 001w : mod 000 r/m                          |
| register by immediate count                          | 1100 000w : 11 000 reg : imm8 data               |
| memory by immediate count                            | 1100 000w : mod 000 r/m : imm8 data              |
| <b>ROR – Rotate Right</b>                            |  |
| register by 1  | 1101 000w : 11 001 reg                           |
| memory by 1  | 1101 000w : mod 001 r/m                          |
| register by CL                                       | 1101 001w : 11 001 reg                           |
| memory by CL   | 1101 001w : mod 001 r/m                          |
| register by immediate count                          | 1100 000w : 11 001 reg : imm8 data               |
| memory by immediate count                            | 1100 000w : mod 001 r/m : imm8 data              |
| <b>RSM – Resume from System Management Mode</b>      | 0000 1111 : 1010 1010                            |
| <b>SAHF – Store AH into Flags</b>                    | 1001 1110  |
| <b>SAL – Shift Arithmetic Left</b>                   | same instruction as SHL                          |
| <b>SAR – Shift Arithmetic Right</b>                  |  |
| register by 1  | 1101 000w : 11 111 reg                           |
| memory by 1  | 1101 000w : mod 111 r/m                          |
| register by CL                                       | 1101 001w : 11 111 reg                           |
| memory by CL   | 1101 001w : mod 111 r/m                          |
| register by immediate count                          | 1100 000w : 11 111 reg : imm8 data               |
| memory by immediate count                            | 1100 000w : mod 111 r/m : imm8 data              |
| <b>SBB – Integer Subtraction with Borrow</b>         |  |
| register1 to register2                               | 0001 100w : 11 reg1 reg2                         |
| register2 to register1                               | 0001 101w : 11 reg1 reg2                         |
| memory to register                                   | 0001 101w : mod reg r/m                          |
| register to memory                                   | 0001 100w : mod reg r/m                          |
| immediate to register                                | 1000 00sw : 11 011 reg : immediate data          |
| immediate to AL, AX, or EAX                          | 0001 110w : immediate data                       |
| immediate to memory                                  | 1000 00sw : mod 011 r/m : immediate data         |
| <b>SCAS/SCASB/SCASW/SCASD – Scan String</b>          | 1010 111w  |
| <b>SETcc – Byte Set on Condition</b>                 |  |
| register   | 0000 1111 : 1001 ttn : 11 000 reg                |
| memory   | 0000 1111 : 1001 ttn : mod 000 r/m               |
| <b>SGDT – Store Global Descriptor Table Register</b> | 0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                                  | Encoding   |
|---|--|
| <b>SHL - Shift Left</b>                                 |  |
| register by 1   | 1101 000w : 11 100 reg                           |
| memory by 1   | 1101 000w : mod 100 r/m                          |
| register by CL  | 1101 001w : 11 100 reg                           |
| memory by CL  | 1101 001w : mod 100 r/m                          |
| register by immediate count                             | 1100 000w : 11 100 reg : imm8 data               |
| memory by immediate count                               | 1100 000w : mod 100 r/m : imm8 data              |
| <b>SHLD - Double Precision Shift Left</b>               |  |
| register by immediate count                             | 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8      |
| memory by immediate count                               | 0000 1111 : 1010 0100 : mod reg r/m : imm8       |
| register by CL  | 0000 1111 : 1010 0101 : 11 reg2 reg1             |
| memory by CL  | 0000 1111 : 1010 0101 : mod reg r/m              |
| <b>SHR - Shift Right</b>                                |  |
| register by 1   | 1101 000w : 11 101 reg                           |
| memory by 1   | 1101 000w : mod 101 r/m                          |
| register by CL  | 1101 001w : 11 101 reg                           |
| memory by CL  | 1101 001w : mod 101 r/m                          |
| register by immediate count                             | 1100 000w : 11 101 reg : imm8 data               |
| memory by immediate count                               | 1100 000w : mod 101 r/m : imm8 data              |
| <b>SHRD - Double Precision Shift Right</b>              |  |
| register by immediate count                             | 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8      |
| memory by immediate count                               | 0000 1111 : 1010 1100 : mod reg r/m : imm8       |
| register by CL  | 0000 1111 : 1010 1101 : 11 reg2 reg1             |
| memory by CL  | 0000 1111 : 1010 1101 : mod reg r/m              |
| <b>SIDT - Store Interrupt Descriptor Table Register</b> | 0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m |
| <b>SLDT - Store Local Descriptor Table Register</b>     |  |
| to register   | 0000 1111 : 0000 0000 : 11 000 reg               |
| to memory   | 0000 1111 : 0000 0000 : mod 000 r/m              |
| <b>SMSW - Store Machine Status Word</b>                 |  |
| to register   | 0000 1111 : 0000 0001 : 11 100 reg               |
| to memory   | 0000 1111 : 0000 0001 : mod 100 r/m              |
| <b>STC - Set Carry Flag</b>                             | 1111 1001  |
| <b>STD - Set Direction Flag</b>                         | 1111 1101  |
| <b>STI - Set Interrupt Flag</b>                         | 1111 1011  |
| <b>STOS/STOSB/STOSW/STOSD - Store String Data</b>       | 1010 101w  |
| <b>STR - Store Task Register</b>                        |  |
| to register   | 0000 1111 : 0000 0000 : 11 001 reg               |
| to memory   | 0000 1111 : 0000 0000 : mod 001 r/m              |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format                               | Encoding                                 |
|--|--|
| <b>SUB - Integer Subtraction</b>                     |  |
| register1 to register2                               | 0010 100w : 11 reg1 reg2                 |
| register2 to register1                               | 0010 101w : 11 reg1 reg2                 |
| memory to register                                   | 0010 101w : mod reg r/m                  |
| register to memory                                   | 0010 100w : mod reg r/m                  |
| immediate to register                                | 1000 00sw : 11 101 reg : immediate data  |
| immediate to AL, AX, or EAX                          | 0010 110w : immediate data               |
| immediate to memory                                  | 1000 00sw : mod 101 r/m : immediate data |
| <b>TEST - Logical Compare</b>                        |  |
| register1 and register2                              | 1000 010w : 11 reg1 reg2                 |
| memory and register                                  | 1000 010w : mod reg r/m                  |
| immediate and register                               | 1111 011w : 11 000 reg : immediate data  |
| immediate and AL, AX, or EAX                         | 1010 100w : immediate data               |
| immediate and memory                                 | 1111 011w : mod 000 r/m : immediate data |
| <b>UD0 - Undefined instruction</b>                   | 0000 1111 : 1111 1111                    |
| <b>UD1 - Undefined instruction</b>                   | 0000 1111 : 0000 1011                    |
| <b>UD2 - Undefined instruction</b>                   | 0000 FFFF : 0000 1011                    |
| <b>VERR - Verify a Segment for Reading</b>           |  |
| register   | 0000 1111 : 0000 0000 : 11 100 reg       |
| memory   | 0000 1111 : 0000 0000 : mod 100 r/m      |
| <b>VERW - Verify a Segment for Writing</b>           |  |
| register   | 0000 1111 : 0000 0000 : 11 101 reg       |
| memory   | 0000 1111 : 0000 0000 : mod 101 r/m      |
| <b>WAIT - Wait</b>                                   | 1001 1011                                |
| <b>WBINVD - Writeback and Invalidate Data Cache</b>  | 0000 1111 : 0000 1001                    |
| <b>WRMSR - Write to Model-Specific Register</b>      | 0000 1111 : 0011 0000                    |
| <b>XADD - Exchange and Add</b>                       |  |
| register1, register2                                 | 0000 1111 : 1100 000w : 11 reg2 reg1     |
| memory, reg  | 0000 1111 : 1100 000w : mod reg r/m      |
| <b>XCHG - Exchange Register/Memory with Register</b> |  |
| register1 with register2                             | 1000 011w : 11 reg1 reg2                 |
| AX or EAX with reg                                   | 1001 0 reg                               |
| memory with reg                                      | 1000 011w : mod reg r/m                  |
| <b>XLAT/XLATB - Table Look-up Translation</b>        | 1101 0111                                |
| <b>XOR - Logical Exclusive OR</b>                    |  |
| register1 to register2                               | 0011 000w : 11 reg1 reg2                 |
| register2 to register1                               | 0011 001w : 11 reg1 reg2                 |
| memory to register                                   | 0011 001w : mod reg r/m                  |

**Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)**

| Instruction and Format      | Encoding                                 |
|-----------------------------|--|
| register to memory          | 0011 000w : mod reg r/m                  |
| immediate to register       | 1000 00sw : 11 110 reg : immediate data  |
| immediate to AL, AX, or EAX | 0011 010w : immediate data               |
| immediate to memory         | 1000 00sw : mod 110 r/m : immediate data |
| <b>Prefix Bytes</b>         |  |
| address size                | 0110 0111                                |
| LOCK                        | 1111 0000                                |
| operand size                | 0110 0110                                |
| CS segment override         | 0010 1110                                |
| DS segment override         | 0011 1110                                |
| ES segment override         | 0010 0110                                |
| FS segment override         | 0110 0100                                |
| GS segment override         | 0110 0101                                |
| SS segment override         | 0011 0110                                |

**NOTES:**

1. The multi-byte NOP instruction does not alter the content of the register and will not issue a memory operation.

**B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode**

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

**Table B-14. Special Symbols**

| Symbol | Application  |
|--------|--|
| S      | If the value of REX.W. is 1, it overrides the presence of 66H. |
| w      | The value of bit W. in REX is has no effect.                   |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode**

| Instruction and Format           | Encoding  |
|----------------------------------|---|
| <b>ADC - ADD with Carry</b>      |   |
| register1 to register2           | 0100 0R0B : 0001 000w : 11 reg1 reg2            |
| qwordregister1 to qwordregister2 | 0100 1R0B : 0001 0001 : 11 qwordreg1 qwordreg2  |
| register2 to register1           | 0100 0R0B : 0001 001w : 11 reg1 reg2            |
| qwordregister1 to qwordregister2 | 0100 1R0B : 0001 0011 : 11 qwordreg1 qwordreg2  |
| memory to register               | 0100 0RXB : 0001 001w : mod reg r/m             |
| memory to qwordregister          | 0100 1RXB : 0001 0011 : mod qwordreg r/m        |
| register to memory               | 0100 0RXB : 0001 000w : mod reg r/m             |
| qwordregister to memory          | 0100 1RXB : 0001 0001 : mod qwordreg r/m        |
| immediate to register            | 0100 000B : 1000 00sw : 11 010 reg : immediate  |
| immediate to qwordregister       | 0100 100B : 1000 0001 : 11 010 qwordreg : imm32 |
| immediate to qwordregister       | 0100 1R0B : 1000 0011 : 11 010 qwordreg : imm8  |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format           | Encoding   |
|----------------------------------|--|
| immediate to AL, AX, or EAX      | 0001 010w : immediate data                           |
| immediate to RAX                 | 0100 1000 : 0000 0101 : imm32                        |
| immediate to memory              | 0100 00XB : 1000 00sw : mod 010 r/m : immediate      |
| immediate32 to memory64          | 0100 10XB : 1000 0001 : mod 010 r/m : imm32          |
| immediate8 to memory64           | 0100 10XB : 1000 0031 : mod 010 r/m : imm8           |
| <b>ADD – Add</b>                 |  |
| register1 to register2           | 0100 0R0B : 0000 000w : 11 reg1 reg2                 |
| qwordregister1 to qwordregister2 | 0100 1R0B 0000 0000 : 11 qwordreg1 qwordreg2         |
| register2 to register1           | 0100 0R0B : 0000 001w : 11 reg1 reg2                 |
| qwordregister1 to qwordregister2 | 0100 1R0B 0000 0010 : 11 qwordreg1 qwordreg2         |
| memory to register               | 0100 0RXB : 0000 001w : mod reg r/m                  |
| memory64 to qwordregister        | 0100 1RXB : 0000 0000 : mod qwordreg r/m             |
| register to memory               | 0100 0RXB : 0000 000w : mod reg r/m                  |
| qwordregister to memory64        | 0100 1RXB : 0000 0011 : mod qwordreg r/m             |
| immediate to register            | 0100 0000B : 1000 00sw : 11 000 reg : immediate data |
| immediate32 to qwordregister     | 0100 100B : 1000 0001 : 11 010 qwordreg : imm        |
| immediate to AL, AX, or EAX      | 0000 010w : immediate8                               |
| immediate to RAX                 | 0100 1000 : 0000 0101 : imm32                        |
| immediate to memory              | 0100 00XB : 1000 00sw : mod 000 r/m : immediate      |
| immediate32 to memory64          | 0100 10XB : 1000 0001 : mod 010 r/m : imm32          |
| immediate8 to memory64           | 0100 10XB : 1000 0011 : mod 010 r/m : imm8           |
| <b>AND – Logical AND</b>         |  |
| register1 to register2           | 0100 0R0B 0010 000w : 11 reg1 reg2                   |
| qwordregister1 to qwordregister2 | 0100 1R0B 0010 0001 : 11 qwordreg1 qwordreg2         |
| register2 to register1           | 0100 0R0B 0010 001w : 11 reg1 reg2                   |
| register1 to register2           | 0100 1R0B 0010 0011 : 11 qwordreg1 qwordreg2         |
| memory to register               | 0100 0RXB 0010 001w : mod reg r/m                    |
| memory64 to qwordregister        | 0100 1RXB : 0010 0011 : mod qwordreg r/m             |
| register to memory               | 0100 0RXB : 0010 000w : mod reg r/m                  |
| qwordregister to memory64        | 0100 1RXB : 0010 0001 : mod qwordreg r/m             |
| immediate to register            | 0100 000B : 1000 00sw : 11 100 reg : immediate       |
| immediate32 to qwordregister     | 0100 100B 1000 0001 : 11 100 qwordreg : imm32        |
| immediate to AL, AX, or EAX      | 0010 010w : immediate                                |
| immediate32 to RAX               | 0100 1000 0010 1001 : imm32                          |
| immediate to memory              | 0100 00XB : 1000 00sw : mod 100 r/m : immediate      |
| immediate32 to memory64          | 0100 10XB : 1000 0001 : mod 100 r/m : immediate32    |
| immediate8 to memory64           | 0100 10XB : 1000 0011 : mod 100 r/m : imm8           |
| <b>BSF – Bit Scan Forward</b>    |  |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format               | Encoding  |
|--------------------------------------|---|
| register1, register2                 | 0100 0R0B 0000 1111 : 1011 1100 : 11 reg1 reg2              |
| qwordregister1, qwordregister2       | 0100 1R0B 0000 1111 : 1011 1100 : 11 qwordreg1<br>qwordreg2 |
| memory, register                     | 0100 0RXB 0000 1111 : 1011 1100 : mod reg r/m               |
| memory64, qwordregister              | 0100 1RXB 0000 1111 : 1011 1100 : mod qwordreg r/m          |
| <b>BSR – Bit Scan Reverse</b>        |   |
| register1, register2                 | 0100 0R0B 0000 1111 : 1011 1101 : 11 reg1 reg2              |
| qwordregister1, qwordregister2       | 0100 1R0B 0000 1111 : 1011 1101 : 11 qwordreg1<br>qwordreg2 |
| memory, register                     | 0100 0RXB 0000 1111 : 1011 1101 : mod reg r/m               |
| memory64, qwordregister              | 0100 1RXB 0000 1111 : 1011 1101 : mod qwordreg r/m          |
| <b>BSWAP – Byte Swap</b>             | 0000 1111 : 1100 1 reg                                      |
| BSWAP – Byte Swap                    | 0100 100B 0000 1111 : 1100 1 qwordreg                       |
| <b>BT – Bit Test</b>                 |   |
| register, immediate                  | 0100 000B 0000 1111 : 1011 1010 : 11 100 reg: imm8          |
| qwordregister, immediate8            | 0100 100B 1111 : 1011 1010 : 11 100 qwordreg: imm8 data     |
| memory, immediate                    | 0100 00XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8        |
| memory64, immediate8                 | 0100 10XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data   |
| register1, register2                 | 0100 0R0B 0000 1111 : 1010 0011 : 11 reg2 reg1              |
| qwordregister1, qwordregister2       | 0100 1R0B 0000 1111 : 1010 0011 : 11 qwordreg2<br>qwordreg1 |
| memory, reg                          | 0100 0RXB 0000 1111 : 1010 0011 : mod reg r/m               |
| memory, qwordreg                     | 0100 1RXB 0000 1111 : 1010 0011 : mod qwordreg r/m          |
| <b>BTC – Bit Test and Complement</b> |   |
| register, immediate                  | 0100 000B 0000 1111 : 1011 1010 : 11 111 reg: imm8          |
| qwordregister, immediate8            | 0100 100B 0000 1111 : 1011 1010 : 11 111 qwordreg: imm8     |
| memory, immediate                    | 0100 00XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8        |
| memory64, immediate8                 | 0100 10XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8        |
| register1, register2                 | 0100 0R0B 0000 1111 : 1011 1011 : 11 reg2 reg1              |
| qwordregister1, qwordregister2       | 0100 1R0B 0000 1111 : 1011 1011 : 11 qwordreg2<br>qwordreg1 |
| memory, register                     | 0100 0RXB 0000 1111 : 1011 1011 : mod reg r/m               |
| memory, qwordreg                     | 0100 1RXB 0000 1111 : 1011 1011 : mod qwordreg r/m          |
| <b>BTR – Bit Test and Reset</b>      |   |
| register, immediate                  | 0100 000B 0000 1111 : 1011 1010 : 11 110 reg: imm8          |
| qwordregister, immediate8            | 0100 100B 0000 1111 : 1011 1010 : 11 110 qwordreg: imm8     |
| memory, immediate                    | 0100 00XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8        |
| memory64, immediate8                 | 0100 10XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8        |
| register1, register2                 | 0100 0R0B 0000 1111 : 1011 0011 : 11 reg2 reg1              |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                          | Encoding  |
|---|---|
| qwordregister1, qwordregister2                  | 0100 1R0B 0000 1111 : 1011 0011 : 11 qwordreg2<br>qwordreg1 |
| memory, register                                | 0100 0RXB 0000 1111 : 1011 0011 : mod reg r/m               |
| memory64, qwordreg                              | 0100 1RXB 0000 1111 : 1011 0011 : mod qwordreg r/m          |
| <b>BTS – Bit Test and Set</b>                   |   |
| register, immediate                             | 0100 000B 0000 1111 : 1011 1010 : 11 101 reg: imm8          |
| qwordregister, immediate8                       | 0100 100B 0000 1111 : 1011 1010 : 11 101 qwordreg: imm8     |
| memory, immediate                               | 0100 00XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8        |
| memory64, immediate8                            | 0100 10XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8        |
| register1, register2                            | 0100 0R0B 0000 1111 : 1010 1011 : 11 reg2 reg1              |
| qwordregister1, qwordregister2                  | 0100 1R0B 0000 1111 : 1010 1011 : 11 qwordreg2<br>qwordreg1 |
| memory, register                                | 0100 0RXB 0000 1111 : 1010 1011 : mod reg r/m               |
| memory64, qwordreg                              | 0100 1RXB 0000 1111 : 1010 1011 : mod qwordreg r/m          |
| <b>CALL – Call Procedure (in same segment)</b>  |   |
| direct  | 1110 1000 : displacement32                                  |
| register indirect                               | 0100 WR00 <sup>w</sup> 1111 1111 : 11 010 reg               |
| memory indirect                                 | 0100 W0XB <sup>w</sup> 1111 1111 : mod 010 r/m              |
| <b>CALL – Call Procedure (in other segment)</b> |   |
| indirect  | 1111 1111 : mod 011 r/m                                     |
| indirect  | 0100 10XB 0100 1000 1111 1111 : mod 011 r/m                 |
| <b>CBW – Convert Byte to Word</b>               | 1001 1000   |
| <b>CDQ – Convert Doubleword to Qword+</b>       | 1001 1001   |
| CDQE – RAX, Sign-Extend of EAX                  | 0100 1000 1001 1001   |
| <b>CLC – Clear Carry Flag</b>                   | 1111 1000   |
| <b>CLD – Clear Direction Flag</b>               | 1111 1100   |
| <b>CLI – Clear Interrupt Flag</b>               | 1111 1010   |
| <b>CLTS – Clear Task-Switched Flag in CR0</b>   | 0000 1111 : 0000 0110                                       |
| <b>CMC – Complement Carry Flag</b>              | 1111 0101   |
| <b>CMP – Compare Two Operands</b>               |   |
| register1 with register2                        | 0100 0R0B 0011 100w : 11 reg1 reg2                          |
| qwordregister1 with qwordregister2              | 0100 1R0B 0011 1001 : 11 qwordreg1 qwordreg2                |
| register2 with register1                        | 0100 0R0B 0011 101w : 11 reg1 reg2                          |
| qwordregister2 with qwordregister1              | 0100 1R0B 0011 101w : 11 qwordreg1 qwordreg2                |
| memory with register                            | 0100 0RXB 0011 100w : mod reg r/m                           |
| memory64 with qwordregister                     | 0100 1RXB 0011 1001 : mod qwordreg r/m                      |
| register with memory                            | 0100 0RXB 0011 101w : mod reg r/m                           |
| qwordregister with memory64                     | 0100 1RXB 0011 101w1 : mod qwordreg r/m                     |
| immediate with register                         | 0100 000B 1000 00sw : 11 111 reg : imm                      |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format  | Encoding  |
|---|---|
| immediate32 with qwordregister                                | 0100 100B 1000 0001 : 11 111 qwordreg : imm64       |
| immediate with AL, AX, or EAX                                 | 0011 110w : imm                                     |
| immediate32 with RAX  | 0100 1000 0011 1101 : imm32                         |
| immediate with memory   | 0100 00XB 1000 00sw : mod 111 r/m : imm             |
| immediate32 with memory64                                     | 0100 1RXB 1000 0001 : mod 111 r/m : imm64           |
| immediate8 with memory64                                      | 0100 1RXB 1000 0011 : mod 111 r/m : imm8            |
| <b>CMPS/CMPSB/CMPSW/CMPSD/CMPSQ – Compare String Operands</b> |   |
| compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ]  | 1010 011w   |
| qword at address RSI with qword at address RDI                | 0100 1000 1010 0111                                 |
| <b>CMPXCHG – Compare and Exchange</b>                         |   |
| register1, register2  | 0000 1111 : 1011 000w : 11 reg2 reg1                |
| byteregister1, byteregister2                                  | 0100 000B 0000 1111 : 1011 0000 : 11 bytereg2 reg1  |
| qwordregister1, qwordregister2                                | 0100 100B 0000 1111 : 1011 0001 : 11 qwordreg2 reg1 |
| memory, register  | 0000 1111 : 1011 000w : mod reg r/m                 |
| memory8, byteregister   | 0100 00XB 0000 1111 : 1011 0000 : mod bytereg r/m   |
| memory64, qwordregister                                       | 0100 10XB 0000 1111 : 1011 0001 : mod qwordreg r/m  |
| <b>CPUID – CPU Identification</b>                             |   |
| CQO – Sign-Extend RAX   | 0100 1000 1001 1001                                 |
| <b>CWD – Convert Word to Doubleword</b>                       |   |
| <b>CWDE – Convert Word to Doubleword</b>                      |   |
| <b>DEC – Decrement by 1</b>                                   |   |
| register  | 0100 000B 1111 111w : 11 001 reg                    |
| qwordregister   | 0100 100B 1111 1111 : 11 001 qwordreg               |
| memory  | 0100 00XB 1111 111w : mod 001 r/m                   |
| memory64  | 0100 10XB 1111 1111 : mod 001 r/m                   |
| <b>DIV – Unsigned Divide</b>                                  |   |
| AL, AX, or EAX by register                                    | 0100 000B 1111 011w : 11 110 reg                    |
| Divide RDX:RAX by qwordregister                               | 0100 100B 1111 0111 : 11 110 qwordreg               |
| AL, AX, or EAX by memory                                      | 0100 00XB 1111 011w : mod 110 r/m                   |
| Divide RDX:RAX by memory64                                    | 0100 10XB 1111 0111 : mod 110 r/m                   |
| <b>ENTER – Make Stack Frame for High Level Procedure</b>      |   |
| <b>HLT – Halt</b>   |   |
| <b>IDIV – Signed Divide</b>                                   |   |
| AL, AX, or EAX by register                                    | 0100 000B 1111 011w : 11 111 reg                    |
| RDX:RAX by qwordregister                                      | 0100 100B 1111 0111 : 11 111 qwordreg               |
| AL, AX, or EAX by memory                                      | 0100 00XB 1111 011w : mod 111 r/m                   |
| RDX:RAX by memory64   | 0100 10XB 1111 0111 : mod 111 r/m                   |
| <b>IMUL – Signed Multiply</b>                                 |   |



**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format   | Encoding   |
|--|--|
| AL, AX, or EAX with register                                   | 0100 000B 1111 011w : 11 101 reg                           |
| RDX:RAX := RAX with qwordregister                              | 0100 100B 1111 0111 : 11 101 qwordreg                      |
| AL, AX, or EAX with memory                                     | 0100 00XB 1111 011w : mod 101 r/m                          |
| RDX:RAX := RAX with memory64                                   | 0100 10XB 1111 0111 : mod 101 r/m                          |
| register1 with register2                                       | 0000 1111 : 1010 1111 : 11 : reg1 reg2                     |
| qwordregister1 := qwordregister1 with qwordregister2           | 0100 1R0B 0000 1111 : 1010 1111 : 11 : qwordreg1 qwordreg2 |
| register with memory   | 0100 0RXB 0000 1111 : 1010 1111 : mod reg r/m              |
| qwordregister := qwordregister with memory64                   | 0100 1RXB 0000 1111 : 1010 1111 : mod qwordreg r/m         |
| register1 with immediate to register2                          | 0100 0R0B 0110 10s1 : 11 reg1 reg2 : imm                   |
| qwordregister1 := qwordregister2 with sign-extended immediate8 | 0100 1R0B 0110 1011 : 11 qwordreg1 qwordreg2 : imm8        |
| qwordregister1 := qwordregister2 with immediate32              | 0100 1R0B 0110 1001 : 11 qwordreg1 qwordreg2 : imm32       |
| memory with immediate to register                              | 0100 0RXB 0110 10s1 : mod reg r/m : imm                    |
| qwordregister := memory64 with sign-extended immediate8        | 0100 1RXB 0110 1011 : mod qwordreg r/m : imm8              |
| qwordregister := memory64 with immediate32                     | 0100 1RXB 0110 1001 : mod qwordreg r/m : imm32             |
| <b>IN - Input From Port</b>                                    |  |
| fixed port   | 1110 010w : port number                                    |
| variable port  | 1110 110w  |
| <b>INC - Increment by 1</b>                                    |  |
| reg  | 0100 000B 1111 111w : 11 000 reg                           |
| qwordreg   | 0100 100B 1111 1111 : 11 000 qwordreg                      |
| memory   | 0100 00XB 1111 111w : mod 000 r/m                          |
| memory64   | 0100 10XB 1111 1111 : mod 000 r/m                          |
| <b>INS - Input from DX Port</b>                                | 0110 110w  |
| <b>INT n - Interrupt Type n</b>                                | 1100 1101 : type   |
| <b>INT - Single-Step Interrupt 3</b>                           | 1100 1100  |
| <b>INTO - Interrupt 4 on Overflow</b>                          | 1100 1110  |
| <b>INVD - Invalidate Cache</b>                                 | 0000 1111 : 0000 1000                                      |
| <b>INVLPG - Invalidate TLB Entry</b>                           | 0000 1111 : 0000 0001 : mod 111 r/m                        |
| <b>INVPID - Invalidate Process-Context Identifier</b>          | 0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m       |
| <b>IRETO - Interrupt Return</b>                                | 1100 1111  |
| <b>Jcc - Jump if Condition is Met</b>                          |  |
| 8-bit displacement   | 0111 ttn : 8-bit displacement                              |
| displacements (excluding 16-bit relative offsets)              | 0000 1111 : 1000 ttn : displacement32                      |
| <b>JCXZ/JECXZ - Jump on CX/ECX Zero</b>                        |  |
| Address-size prefix differentiates JCXZ and JECXZ              | 1110 0011 : 8-bit displacement                             |
| <b>JMP - Unconditional Jump (to same segment)</b>              |  |
| short  | 1110 1011 : 8-bit displacement                             |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format   | Encoding  |
|--|---|
| direct   | 1110 1001 : displacement32  |
| register indirect  | 0100 W00B <sup>W</sup> : 1111 1111 : 11 100 reg                   |
| memory indirect  | 0100 W0XB <sup>W</sup> : 1111 1111 : mod 100 r/m                  |
| <b>JMP - Unconditional Jump (to other segment)</b>                   |   |
| indirect intersegment  | 0100 00XB : 1111 1111 : mod 101 r/m                               |
| 64-bit indirect intersegment   | 0100 10XB : 1111 1111 : mod 101 r/m                               |
| <b>LAR - Load Access Rights Byte</b>                                 |   |
| from register  | 0100 0R0B : 0000 1111 : 0000 0010 : 11 reg1 reg2                  |
| from dwordregister to qwordregister, masked by 00FxFF00H             | 0100 WR0B : 0000 1111 : 0000 0010 : 11 qwordreg1<br>dwordreg2     |
| from memory  | 0100 0RXB : 0000 1111 : 0000 0010 : mod reg r/m                   |
| from memory32 to qwordregister, masked by 00FxFF00H                  | 0100 WRXB 0000 1111 : 0000 0010 : mod r/m                         |
| <b>LEA - Load Effective Address</b>                                  |   |
| in wordregister/dwordregister  | 0100 0RXB : 1000 1101 : mod <sup>A</sup> reg r/m                  |
| in qwordregister   | 0100 1RXB : 1000 1101 : mod <sup>A</sup> qwordreg r/m             |
| <b>LEAVE - High Level Procedure Exit</b>                             | 1100 1001   |
| <b>LFS - Load Pointer to FS</b>                                      |   |
| FS:r16/r32 with far pointer from memory                              | 0100 0RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m      |
| FS:r64 with far pointer from memory                                  | 0100 1RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> qwordreg r/m |
| <b>LGDT - Load Global Descriptor Table Register</b>                  | 0100 10XB : 0000 1111 : 0000 0001 : mod <sup>A</sup> 010 r/m      |
| <b>LGS - Load Pointer to GS</b>                                      |   |
| GS:r16/r32 with far pointer from memory                              | 0100 0RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m      |
| GS:r64 with far pointer from memory                                  | 0100 1RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> qwordreg r/m |
| <b>LIDT - Load Interrupt Descriptor Table Register</b>               | 0100 10XB : 0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m      |
| <b>LLDT - Load Local Descriptor Table Register</b>                   |   |
| LDTR from register   | 0100 000B : 0000 1111 : 0000 0000 : 11 010 reg                    |
| LDTR from memory   | 0100 00XB : 0000 1111 : 0000 0000 : mod 010 r/m                   |
| <b>LMSW - Load Machine Status Word</b>                               |   |
| from register  | 0100 000B : 0000 1111 : 0000 0001 : 11 110 reg                    |
| from memory  | 0100 00XB : 0000 1111 : 0000 0001 : mod 110 r/m                   |
| <b>LOCK - Assert LOCK# Signal Prefix</b>                             | 1111 0000   |
| <b>LODS/LODSB/LODSW/LODSD/LODSQ - Load String Operand</b>            |   |
| at DS:(E)SI to AL/EAX/EAX  | 1010 110w   |
| at (R)SI to RAX  | 0100 1000 1010 1101   |
| <b>LOOP - Loop Count</b>   |   |
| if count $\neq$ 0, 8-bit displacement                                | 1110 0010   |
| if count $\neq$ 0, RIP + 8-bit displacement sign-extended to 64-bits | 0100 1000 1110 0010   |
| <b>LOOPE - Loop Count while Zero/Equal</b>                           |   |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format  | Encoding  |
|---|---|
| if count $\neq$ 0 & ZF = 1, 8-bit displacement                                | 1110 0001   |
| if count $\neq$ 0 & ZF = 1, RIP + 8-bit displacement sign-extended to 64-bits | 0100 1000 1110 0001   |
| <b>LOOPNE/LOOPNZ - Loop Count while not Zero/Equal</b>                        |   |
| if count $\neq$ 0 & ZF = 0, 8-bit displacement                                | 1110 0000   |
| if count $\neq$ 0 & ZF = 0, RIP + 8-bit displacement sign-extended to 64-bits | 0100 1000 1110 0000   |
| <b>LSL - Load Segment Limit</b>   |   |
| from register   | 0000 1111 : 0000 0011 : 11 reg1 reg2                              |
| from qwordregister  | 0100 1R00 0000 1111 : 0000 0011 : 11 qwordreg1 reg2               |
| from memory16   | 0000 1111 : 0000 0011 : mod reg r/m                               |
| from memory64   | 0100 1RXB 0000 1111 : 0000 0011 : mod qwordreg r/m                |
| <b>LSS - Load Pointer to SS</b>   |   |
| SS:r16/r32 with far pointer from memory                                       | 0100 0RXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m      |
| SS:r64 with far pointer from memory   | 0100 1WXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> qwordreg r/m |
| <b>LTR - Load Task Register</b>   |   |
| from register   | 0100 0R00 : 0000 1111 : 0000 0000 : 11 011 reg                    |
| from memory   | 0100 00XB : 0000 1111 : 0000 0000 : mod 011 r/m                   |
| <b>MOV - Move Data</b>  |   |
| register1 to register2  | 0100 0R0B : 1000 100w : 11 reg1 reg2                              |
| qwordregister1 to qwordregister2  | 0100 1R0B 1000 1001 : 11 qwordreg1 qwordreg2                      |
| register2 to register1  | 0100 0R0B : 1000 101w : 11 reg1 reg2                              |
| qwordregister2 to qwordregister1  | 0100 1R0B 1000 1011 : 11 qwordreg1 qwordreg2                      |
| memory to reg   | 0100 0RXB : 1000 101w : mod reg r/m                               |
| memory64 to qwordregister   | 0100 1RXB 1000 1011 : mod qwordreg r/m                            |
| reg to memory   | 0100 0RXB : 1000 100w : mod reg r/m                               |
| qwordregister to memory64   | 0100 1RXB 1000 1001 : mod qwordreg r/m                            |
| immediate to register   | 0100 000B : 1100 011w : 11 000 reg : imm                          |
| immediate32 to qwordregister (zero extend)                                    | 0100 100B 1100 0111 : 11 000 qwordreg : imm32                     |
| immediate to register (alternate encoding)                                    | 0100 000B : 1011 w reg : imm                                      |
| immediate64 to qwordregister (alternate encoding)                             | 0100 100B 1011 1000 reg : imm64                                   |
| immediate to memory   | 0100 00XB : 1100 011w : mod 000 r/m : imm                         |
| immediate32 to memory64 (zero extend)   | 0100 10XB 1100 0111 : mod 000 r/m : imm32                         |
| memory to AL, AX, or EAX  | 0100 0000 : 1010 000w : displacement                              |
| memory64 to RAX   | 0100 1000 1010 0001 : displacement64                              |
| AL, AX, or EAX to memory  | 0100 0000 : 1010 001w : displacement                              |
| RAX to memory64   | 0100 1000 1010 0011 : displacement64                              |
| <b>MOV - Move to/from Control Registers</b>                                   |   |
| CR0-CR4 from register   | 0100 0R0B : 0000 1111 : 0010 0010 : 11 eee reg (eee = CR#)        |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format   | Encoding   |
|--|--|
| CRx from qwordregister   | 0100 1R0B : 0000 1111 : 0010 0010 : 11 eee qwordreg (Reee = CR#) |
| register from CR0-CR4  | 0100 0R0B : 0000 1111 : 0010 0000 : 11 eee reg (eee = CR#)       |
| qwordregister from CRx   | 0100 1R0B 0000 1111 : 0010 0000 : 11 eee qwordreg (Reee = CR#)   |
| <b>MOV – Move to/from Debug Registers</b>                              |  |
| DR0-DR7 from register  | 0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)                   |
| DR0-DR7 from quadregister  | 0100 100B 0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)         |
| register from DR0-DR7  | 0000 1111 : 0010 0001 : 11 eee reg (eee = DR#)                   |
| quadregister from DR0-DR7  | 0100 100B 0000 1111 : 0010 0001 : 11 eee quadreg (eee = DR#)     |
| <b>MOV – Move to/from Segment Registers</b>                            |  |
| register to segment register   | 0100 W00B <sup>w</sup> : 1000 1110 : 11 sreg reg                 |
| register to SS   | 0100 000B : 1000 1110 : 11 sreg reg                              |
| memory to segment register   | 0100 00XB : 1000 1110 : mod sreg r/m                             |
| memory64 to segment register (lower 16 bits)                           | 0100 10XB 1000 1110 : mod sreg r/m                               |
| memory to SS   | 0100 00XB : 1000 1110 : mod sreg r/m                             |
| segment register to register   | 0100 000B : 1000 1100 : 11 sreg reg                              |
| segment register to qwordregister (zero extended)                      | 0100 100B 1000 1100 : 11 sreg qwordreg                           |
| segment register to memory   | 0100 00XB : 1000 1100 : mod sreg r/m                             |
| segment register to memory64 (zero extended)                           | 0100 10XB 1000 1100 : mod sreg3 r/m                              |
| <b>MOVBE – Move data after swapping bytes</b>                          |  |
| memory to register   | 0100 0RXB : 0000 1111 : 0011 1000:1111 0000 : mod reg r/m        |
| memory64 to qwordregister  | 0100 1RXB : 0000 1111 : 0011 1000:1111 0000 : mod reg r/m        |
| register to memory   | 0100 0RXB : 0000 1111 : 0011 1000:1111 0001 : mod reg r/m        |
| qwordregister to memory64  | 0100 1RXB : 0000 1111 : 0011 1000:1111 0001 : mod reg r/m        |
| <b>MOVS/MOVSb/MOVSsw/MOVSd/MOVSq – Move Data from String to String</b> |  |
| Move data from string to string  | 1010 010w  |
| Move data from string to string (qword)                                | 0100 1000 1010 0101  |
| <b>MOVsx/MOVsxd – Move with Sign-Extend</b>                            |  |
| register2 to register1   | 0100 0R0B : 0000 1111 : 1011 111w : 11 reg1 reg2                 |
| byteregister2 to qwordregister1 (sign-extend)                          | 0100 1R0B 0000 1111 : 1011 1110 : 11 quadreg1 bytereg2           |
| wordregister2 to qwordregister1  | 0100 1R0B 0000 1111 : 1011 1111 : 11 quadreg1 wordreg2           |
| dwordregister2 to qwordregister1                                       | 0100 1R0B 0110 0011 : 11 quadreg1 dwordreg2                      |
| memory to register   | 0100 0RXB : 0000 1111 : 1011 111w : mod reg r/m                  |
| memory8 to qwordregister (sign-extend)                                 | 0100 1RXB 0000 1111 : 1011 1110 : mod qwordreg r/m               |
| memory16 to qwordregister  | 0100 1RXB 0000 1111 : 1011 1111 : mod qwordreg r/m               |
| memory32 to qwordregister  | 0100 1RXB 0110 0011 : mod qwordreg r/m                           |
| <b>MOVZX – Move with Zero-Extend</b>                                   |  |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                 | Encoding  |
|--|---|
| register2 to register1                 | 0100 0R0B : 0000 1111 : 1011 011w : 11 reg1 reg2            |
| dwordregister2 to qwordregister1       | 0100 1R0B 0000 1111 : 1011 0111 : 11 qwordreg1<br>dwordreg2 |
| memory to register                     | 0100 0RXB : 0000 1111 : 1011 011w : mod reg r/m             |
| memory32 to qwordregister              | 0100 1RXB 0000 1111 : 1011 0111 : mod qwordreg r/m          |
| <b>MUL – Unsigned Multiply</b>         |   |
| AL, AX, or EAX with register           | 0100 000B : 1111 011w : 11 100 reg                          |
| RAX with qwordregister (to RDX:RAX)    | 0100 100B 1111 0111 : 11 100 qwordreg                       |
| AL, AX, or EAX with memory             | 0100 00XB : 1111 011w : mod 100 r/m                         |
| RAX with memory64 (to RDX:RAX)         | 0100 10XB : 1111 0111 : mod 100 r/m                         |
| <b>NEG – Two’s Complement Negation</b> |   |
| register                               | 0100 000B : 1111 011w : 11 011 reg                          |
| qwordregister                          | 0100 100B 1111 0111 : 11 011 qwordreg                       |
| memory                                 | 0100 00XB : 1111 011w : mod 011 r/m                         |
| memory64                               | 0100 10XB : 1111 0111 : mod 011 r/m                         |
| <b>NOP – No Operation</b>              |   |
|  | 1001 0000   |
| <b>NOT – One’s Complement Negation</b> |   |
| register                               | 0100 000B : 1111 011w : 11 010 reg                          |
| qwordregister                          | 0100 000B 1111 0111 : 11 010 qwordreg                       |
| memory                                 | 0100 00XB : 1111 011w : mod 010 r/m                         |
| memory64                               | 0100 1RXB : 1111 0111 : mod 010 r/m                         |
| <b>OR – Logical Inclusive OR</b>       |   |
| register1 to register2                 | 0000 100w : 11 reg1 reg2                                    |
| byteregister1 to byteregister2         | 0100 0R0B 0000 1000 : 11 bytereg1 bytereg2                  |
| qwordregister1 to qwordregister2       | 0100 1R0B 0000 1001 : 11 qwordreg1 qwordreg2                |
| register2 to register1                 | 0000 101w : 11 reg1 reg2                                    |
| byteregister2 to byteregister1         | 0100 0R0B 0000 1010 : 11 bytereg1 bytereg2                  |
| qwordregister2 to qwordregister1       | 0100 0R0B 0000 1011 : 11 qwordreg1 qwordreg2                |
| memory to register                     | 0000 101w : mod reg r/m                                     |
| memory8 to byteregister                | 0100 0RXB 0000 1010 : mod bytereg r/m                       |
| memory8 to qwordregister               | 0100 0RXB 0000 1011 : mod qwordreg r/m                      |
| register to memory                     | 0000 100w : mod reg r/m                                     |
| byteregister to memory8                | 0100 0RXB 0000 1000 : mod bytereg r/m                       |
| qwordregister to memory64              | 0100 1RXB 0000 1001 : mod qwordreg r/m                      |
| immediate to register                  | 1000 00sw : 11 001 reg : imm                                |
| immediate8 to byteregister             | 0100 000B 1000 0000 : 11 001 bytereg : imm8                 |
| immediate32 to qwordregister           | 0100 000B 1000 0001 : 11 001 qwordreg : imm32               |
| immediate8 to qwordregister            | 0100 000B 1000 0011 : 11 001 qwordreg : imm8                |
| immediate to AL, AX, or EAX            | 0000 110w : imm   |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format  | Encoding  |
|---|---|
| immediate64 to RAX  | 0100 1000 0000 1101 : imm64                       |
| immediate to memory   | 1000 00sw : mod 001 r/m : imm                     |
| immediate8 to memory8   | 0100 00XB 1000 0000 : mod 001 r/m : imm8          |
| immediate32 to memory64   | 0100 00XB 1000 0001 : mod 001 r/m : imm32         |
| immediate8 to memory64  | 0100 00XB 1000 0011 : mod 001 r/m : imm8          |
| <b>OUT – Output to Port</b>   |   |
| fixed port  | 1110 011w : port number                           |
| variable port   | 1110 111w   |
| <b>OUTS – Output to DX Port</b>   |   |
| output to DX Port   | 0110 111w   |
| <b>POP – Pop a Value from the Stack</b>   |   |
| wordregister  | 0101 0101 : 0100 000B : 1000 1111 : 11 000 reg16  |
| qwordregister   | 0100 W00B <sup>S</sup> : 1000 1111 : 11 000 reg64 |
| wordregister (alternate encoding)   | 0101 0101 : 0100 000B : 0101 1 reg16              |
| qwordregister (alternate encoding)  | 0100 W00B : 0101 1 reg64                          |
| memory64  | 0100 W0XB <sup>S</sup> : 1000 1111 : mod 000 r/m  |
| memory16  | 0101 0101 : 0100 00XB 1000 1111 : mod 000 r/m     |
| <b>POP – Pop a Segment Register from the Stack</b><br>(Note: CS cannot be sreg2 in this usage.) |   |
| segment register FS, GS   | 0000 1111: 10 sreg3 001                           |
| <b>POPF/POPFQ – Pop Stack into FLAGS/RFLAGS Register</b>  |   |
| pop stack to FLAGS register   | 0101 0101 : 1001 1101                             |
| pop Stack to RFLAGS register  | 0100 1000 1001 1101                               |
| <b>PUSH – Push Operand onto the Stack</b>   |   |
| wordregister  | 0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16  |
| qwordregister   | 0100 W00B <sup>S</sup> : 1111 1111 : 11 110 reg64 |
| wordregister (alternate encoding)   | 0101 0101 : 0100 000B : 0101 0 reg16              |
| qwordregister (alternate encoding)  | 0100 W00B <sup>S</sup> : 0101 0 reg64             |
| memory16  | 0101 0101 : 0100 000B : 1111 1111 : mod 110 r/m   |
| memory64  | 0100 W00B <sup>S</sup> : 1111 1111 : mod 110 r/m  |
| immediate8  | 0110 1010 : imm8                                  |
| immediate16   | 0101 0101 : 0110 1000 : imm16                     |
| immediate64   | 0110 1000 : imm64                                 |
| <b>PUSH – Push Segment Register onto the Stack</b>  |   |
| segment register FS,GS  | 0000 1111: 10 sreg3 000                           |
| <b>PUSHF/PUSHFD – Push Flags Register onto the Stack</b>  | 1001 1100   |
| <b>RCL – Rotate thru Carry Left</b>   |   |
| register by 1   | 0100 000B : 1101 000w : 11 010 reg                |
| qwordregister by 1  | 0100 100B 1101 0001 : 11 010 qwordreg             |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                                   | Encoding                                     |
|--|--|
| memory by 1  | 0100 00XB : 1101 000w : mod 010 r/m          |
| memory64 by 1  | 0100 10XB 1101 0001 : mod 010 r/m            |
| register by CL   | 0100 000B : 1101 001w : 11 010 reg           |
| qwordregister by CL                                      | 0100 100B 1101 0011 : 11 010 qwordreg        |
| memory by CL   | 0100 00XB : 1101 001w : mod 010 r/m          |
| memory64 by CL   | 0100 10XB 1101 0011 : mod 010 r/m            |
| register by immediate count                              | 0100 000B : 1100 000w : 11 010 reg : imm     |
| qwordregister by immediate count                         | 0100 100B 1100 0001 : 11 010 qwordreg : imm8 |
| memory by immediate count                                | 0100 00XB : 1100 000w : mod 010 r/m : imm    |
| memory64 by immediate count                              | 0100 10XB 1100 0001 : mod 010 r/m : imm8     |
| <b>RCR - Rotate thru Carry Right</b>                     |  |
| register by 1  | 0100 000B : 1101 000w : 11 011 reg           |
| qwordregister by 1                                       | 0100 100B 1101 0001 : 11 011 qwordreg        |
| memory by 1  | 0100 00XB : 1101 000w : mod 011 r/m          |
| memory64 by 1  | 0100 10XB 1101 0001 : mod 011 r/m            |
| register by CL   | 0100 000B : 1101 001w : 11 011 reg           |
| qwordregister by CL                                      | 0100 000B 1101 0010 : 11 011 qwordreg        |
| memory by CL   | 0100 00XB : 1101 001w : mod 011 r/m          |
| memory64 by CL   | 0100 10XB 1101 0011 : mod 011 r/m            |
| register by immediate count                              | 0100 000B : 1100 000w : 11 011 reg : imm8    |
| qwordregister by immediate count                         | 0100 100B 1100 0001 : 11 011 qwordreg : imm8 |
| memory by immediate count                                | 0100 00XB : 1100 000w : mod 011 r/m : imm8   |
| memory64 by immediate count                              | 0100 10XB 1100 0001 : mod 011 r/m : imm8     |
| <b>RDMSR - Read from Model-Specific Register</b>         |  |
| load ECX-specified register into EDX:EAX                 | 0000 1111 : 0011 0010                        |
| <b>RDPMS - Read Performance Monitoring Counters</b>      |  |
| load ECX-specified performance counter into EDX:EAX      | 0000 1111 : 0011 0011                        |
| <b>RDTSC - Read Time-Stamp Counter</b>                   |  |
| read time-stamp counter into EDX:EAX                     | 0000 1111 : 0011 0001                        |
| <b>RDTSCP - Read Time-Stamp Counter and Processor ID</b> | 0000 1111 : 0000 0001 : 1111 1001            |
| <b>REP INS - Input String</b>                            |  |
| <b>REP LODS - Load String</b>                            |  |
| <b>REP MOVS - Move String</b>                            |  |
| <b>REP OUTS - Output String</b>                          |  |
| <b>REP STOS - Store String</b>                           |  |
| <b>REPE CMPS - Compare String</b>                        |  |
| <b>REPE SCAS - Scan String</b>                           |  |
| <b>REPNE CMPS - Compare String</b>                       |  |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                                | Encoding                                    |
|---|---|
| <b>REPNE SCAS - Scan String</b>                       |   |
| <b>RET - Return from Procedure (to same segment)</b>  |   |
| no argument   | 1100 0011                                   |
| adding immediate to SP                                | 1100 0010 : 16-bit displacement             |
| <b>RET - Return from Procedure (to other segment)</b> |   |
| intersegment  | 1100 1011                                   |
| adding immediate to SP                                | 1100 1010 : 16-bit displacement             |
| <b>ROL - Rotate Left</b>                              |   |
| register by 1   | 0100 000B 1101 000w : 11 000 reg            |
| byteregister by 1                                     | 0100 000B 1101 0000 : 11 000 bytereg        |
| qwordregister by 1                                    | 0100 100B 1101 0001 : 11 000 qwordreg       |
| memory by 1   | 0100 00XB 1101 000w : mod 000 r/m           |
| memory8 by 1  | 0100 00XB 1101 0000 : mod 000 r/m           |
| memory64 by 1   | 0100 10XB 1101 0001 : mod 000 r/m           |
| register by CL  | 0100 000B 1101 001w : 11 000 reg            |
| byteregister by CL                                    | 0100 000B 1101 0010 : 11 000 bytereg        |
| qwordregister by CL                                   | 0100 100B 1101 0011 : 11 000 qwordreg       |
| memory by CL  | 0100 00XB 1101 001w : mod 000 r/m           |
| memory8 by CL   | 0100 00XB 1101 0010 : mod 000 r/m           |
| memory64 by CL  | 0100 10XB 1101 0011 : mod 000 r/m           |
| register by immediate count                           | 1100 000w : 11 000 reg : imm8               |
| byteregister by immediate count                       | 0100 000B 1100 0000 : 11 000 bytereg : imm8 |
| qwordregister by immediate count                      | 0100 100B 1100 0001 : 11 000 bytereg : imm8 |
| memory by immediate count                             | 1100 000w : mod 000 r/m : imm8              |
| memory8 by immediate count                            | 0100 00XB 1100 0000 : mod 000 r/m : imm8    |
| memory64 by immediate count                           | 0100 10XB 1100 0001 : mod 000 r/m : imm8    |
| <b>ROR - Rotate Right</b>                             |   |
| register by 1   | 0100 000B 1101 000w : 11 001 reg            |
| byteregister by 1                                     | 0100 000B 1101 0000 : 11 001 bytereg        |
| qwordregister by 1                                    | 0100 100B 1101 0001 : 11 001 qwordreg       |
| memory by 1   | 0100 00XB 1101 000w : mod 001 r/m           |
| memory8 by 1  | 0100 00XB 1101 0000 : mod 001 r/m           |
| memory64 by 1   | 0100 10XB 1101 0001 : mod 001 r/m           |
| register by CL  | 0100 000B 1101 001w : 11 001 reg            |
| byteregister by CL                                    | 0100 000B 1101 0010 : 11 001 bytereg        |
| qwordregister by CL                                   | 0100 100B 1101 0011 : 11 001 qwordreg       |
| memory by CL  | 0100 00XB 1101 001w : mod 001 r/m           |
| memory8 by CL   | 0100 00XB 1101 0010 : mod 001 r/m           |



**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                          | Encoding                                     |
|---|--|
| memory64 by CL                                  | 0100 10XB 1101 0011 : mod 001 r/m            |
| register by immediate count                     | 0100 000B 1100 000w : 11 001 reg : imm8      |
| byteregister by immediate count                 | 0100 000B 1100 0000 : 11 001 reg : imm8      |
| qwordregister by immediate count                | 0100 100B 1100 0001 : 11 001 qwordreg : imm8 |
| memory by immediate count                       | 0100 00XB 1100 000w : mod 001 r/m : imm8     |
| memory8 by immediate count                      | 0100 00XB 1100 0000 : mod 001 r/m : imm8     |
| memory64 by immediate count                     | 0100 10XB 1100 0001 : mod 001 r/m : imm8     |
| <b>RSM - Resume from System Management Mode</b> | 0000 1111 : 1010 1010                        |
| <b>SAL - Shift Arithmetic Left</b>              | same instruction as SHL                      |
| <b>SAR - Shift Arithmetic Right</b>             |  |
| register by 1                                   | 0100 000B 1101 000w : 11 111 reg             |
| byteregister by 1                               | 0100 000B 1101 0000 : 11 111 bytereg         |
| qwordregister by 1                              | 0100 100B 1101 0001 : 11 111 qwordreg        |
| memory by 1                                     | 0100 00XB 1101 000w : mod 111 r/m            |
| memory8 by 1                                    | 0100 00XB 1101 0000 : mod 111 r/m            |
| memory64 by 1                                   | 0100 10XB 1101 0001 : mod 111 r/m            |
| register by CL                                  | 0100 000B 1101 001w : 11 111 reg             |
| byteregister by CL                              | 0100 000B 1101 0010 : 11 111 bytereg         |
| qwordregister by CL                             | 0100 100B 1101 0011 : 11 111 qwordreg        |
| memory by CL                                    | 0100 00XB 1101 001w : mod 111 r/m            |
| memory8 by CL                                   | 0100 00XB 1101 0010 : mod 111 r/m            |
| memory64 by CL                                  | 0100 10XB 1101 0011 : mod 111 r/m            |
| register by immediate count                     | 0100 000B 1100 000w : 11 111 reg : imm8      |
| byteregister by immediate count                 | 0100 000B 1100 0000 : 11 111 bytereg : imm8  |
| qwordregister by immediate count                | 0100 100B 1100 0001 : 11 111 qwordreg : imm8 |
| memory by immediate count                       | 0100 00XB 1100 000w : mod 111 r/m : imm8     |
| memory8 by immediate count                      | 0100 00XB 1100 0000 : mod 111 r/m : imm8     |
| memory64 by immediate count                     | 0100 10XB 1100 0001 : mod 111 r/m : imm8     |
| <b>SBB - Integer Subtraction with Borrow</b>    |  |
| register1 to register2                          | 0100 0R0B 0001 100w : 11 reg1 reg2           |
| byteregister1 to byteregister2                  | 0100 0R0B 0001 1000 : 11 bytereg1 bytereg2   |
| quadregister1 to quadregister2                  | 0100 1R0B 0001 1001 : 11 quadreg1 quadreg2   |
| register2 to register1                          | 0100 0R0B 0001 101w : 11 reg1 reg2           |
| byteregister2 to byteregister1                  | 0100 0R0B 0001 1010 : 11 reg1 bytereg2       |
| byteregister2 to byteregister1                  | 0100 1R0B 0001 1011 : 11 reg1 bytereg2       |
| memory to register                              | 0100 0RXB 0001 101w : mod reg r/m            |
| memory8 to byteregister                         | 0100 0RXB 0001 1010 : mod bytereg r/m        |
| memory64 to byteregister                        | 0100 1RXB 0001 1011 : mod quadreg r/m        |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                               | Encoding   |
|--|--|
| register to memory                                   | 0100 0RXB 0001 100w : mod reg r/m                |
| byte register to memory8                             | 0100 0RXB 0001 1000 : mod reg r/m                |
| quad register to memory64                            | 0100 1RXB 0001 1001 : mod reg r/m                |
| immediate to register                                | 0100 000B 1000 00sw : 11 011 reg : imm           |
| immediate8 to byte register                          | 0100 000B 1000 0000 : 11 011 bytereg : imm8      |
| immediate32 to qword register                        | 0100 100B 1000 0001 : 11 011 qwordreg : imm32    |
| immediate8 to qword register                         | 0100 100B 1000 0011 : 11 011 qwordreg : imm8     |
| immediate to AL, AX, or EAX                          | 0100 000B 0001 110w : imm                        |
| immediate32 to RAL                                   | 0100 1000 0001 1101 : imm32                      |
| immediate to memory                                  | 0100 00XB 1000 00sw : mod 011 r/m : imm          |
| immediate8 to memory8                                | 0100 00XB 1000 0000 : mod 011 r/m : imm8         |
| immediate32 to memory64                              | 0100 10XB 1000 0001 : mod 011 r/m : imm32        |
| immediate8 to memory64                               | 0100 10XB 1000 0011 : mod 011 r/m : imm8         |
| <b>SCAS/SCASB/SCASW/SCASD - Scan String</b>          |  |
| scan string  | 1010 111w  |
| scan string (compare AL with byte at RDI)            | 0100 1000 1010 1110                              |
| scan string (compare RAX with qword at RDI)          | 0100 1000 1010 1111                              |
| <b>SETcc - Byte Set on Condition</b>                 |  |
| register   | 0100 000B 0000 1111 : 1001 ttn : 11 000 reg      |
| register   | 0100 0000 0000 1111 : 1001 ttn : 11 000 reg      |
| memory   | 0100 00XB 0000 1111 : 1001 ttn : mod 000 r/m     |
| memory   | 0100 0000 0000 1111 : 1001 ttn : mod 000 r/m     |
| <b>SGDT - Store Global Descriptor Table Register</b> | 0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m |
| <b>SHL - Shift Left</b>                              |  |
| register by 1  | 0100 000B 1101 000w : 11 100 reg                 |
| byte register by 1                                   | 0100 000B 1101 0000 : 11 100 bytereg             |
| qword register by 1                                  | 0100 100B 1101 0001 : 11 100 qwordreg            |
| memory by 1  | 0100 00XB 1101 000w : mod 100 r/m                |
| memory8 by 1   | 0100 00XB 1101 0000 : mod 100 r/m                |
| memory64 by 1  | 0100 10XB 1101 0001 : mod 100 r/m                |
| register by CL                                       | 0100 000B 1101 001w : 11 100 reg                 |
| byte register by CL                                  | 0100 000B 1101 0010 : 11 100 bytereg             |
| qword register by CL                                 | 0100 100B 1101 0011 : 11 100 qwordreg            |
| memory by CL   | 0100 00XB 1101 001w : mod 100 r/m                |
| memory8 by CL  | 0100 00XB 1101 0010 : mod 100 r/m                |
| memory64 by CL                                       | 0100 10XB 1101 0011 : mod 100 r/m                |
| register by immediate count                          | 0100 000B 1100 000w : 11 100 reg : imm8          |
| byte register by immediate count                     | 0100 000B 1100 0000 : 11 100 bytereg : imm8      |

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

| Instruction and Format                     | Encoding   |
|--|--|
| quadregister by immediate count            | 0100 100B 1100 0001 : 11 100 quadreg : imm8                        |
| memory by immediate count                  | 0100 00XB 1100 000w : mod 100 r/m : imm8                           |
| memory8 by immediate count                 | 0100 00XB 1100 0000 : mod 100 r/m : imm8                           |
| memory64 by immediate count                | 0100 10XB 1100 0001 : mod 100 r/m : imm8                           |
| <b>SHLD - Double Precision Shift Left</b>  |  |
| register by immediate count                | 0100 0R0B 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8              |
| qwordregister by immediate8                | 0100 1R0B 0000 1111 : 1010 0100 : 11 qwordreg2<br>qwordreg1 : imm8 |
| memory by immediate count                  | 0100 0RXB 0000 1111 : 1010 0100 : mod reg r/m : imm8               |
| memory64 by immediate8                     | 0100 1RXB 0000 1111 : 1010 0100 : mod qwordreg r/m :<br>imm8       |
| register by CL                             | 0100 0R0B 0000 1111 : 1010 0101 : 11 reg2 reg1                     |
| quadregister by CL                         | 0100 1R0B 0000 1111 : 1010 0101 : 11 quadreg2 quadreg1             |
| memory by CL                               | 0100 00XB 0000 1111 : 1010 0101 : mod reg r/m                      |
| memory64 by CL                             | 0100 1RXB 0000 1111 : 1010 0101 : mod quadreg r/m                  |
| <b>SHR - Shift Right</b>                   |  |
| register by 1                              | 0100 000B 1101 000w : 11 101 reg                                   |
| byteregister by 1                          | 0100 000B 1101 0000 : 11 101 bytereg                               |
| qwordregister by 1                         | 0100 100B 1101 0001 : 11 101 qwordreg                              |
| memory by 1                                | 0100 00XB 1101 000w : mod 101 r/m                                  |
| memory8 by 1                               | 0100 00XB 1101 0000 : mod 101 r/m                                  |
| memory64 by 1                              | 0100 10XB 1101 0001 : mod 101 r/m                                  |
| register by CL                             | 0100 000B 1101 001w : 11 101 reg                                   |
| byteregister by CL                         | 0100 000B 1101 0010 : 11 101 bytereg                               |
| qwordregister by CL                        | 0100 100B 1101 0011 : 11 101 qwordreg                              |
| memory by CL                               | 0100 00XB 1101 001w : mod 101 r/m                                  |
| memory8 by CL                              | 0100 00XB 1101 0010 : mod 101 r/m                                  |
| memory64 by CL                             | 0100 10XB 1101 0011 : mod 101 r/m                                  |
| register by immediate count                | 0100 000B 1100 000w : 11 101 reg : imm8                            |
| byteregister by immediate count            | 0100 000B 1100 0000 : 11 101 reg : imm8                            |
| qwordregister by immediate count           | 0100 100B 1100 0001 : 11 101 reg : imm8                            |
| memory by immediate count                  | 0100 00XB 1100 000w : mod 101 r/m : imm8                           |
| memory8 by immediate count                 | 0100 00XB 1100 0000 : mod 101 r/m : imm8                           |
| memory64 by immediate count                | 0100 10XB 1100 0001 : mod 101 r/m : imm8                           |
| <b>SHRD - Double Precision Shift Right</b> |  |
| register by immediate count                | 0100 0R0B 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8              |
| qwordregister by immediate8                | 0100 1R0B 0000 1111 : 1010 1100 : 11 qwordreg2<br>qwordreg1 : imm8 |
| memory by immediate count                  | 0100 00XB 0000 1111 : 1010 1100 : mod reg r/m : imm8               |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                                  | Encoding  |
|---|---|
| memory64 by immediate8                                  | 0100 1RXB 0000 1111 : 1010 1100 : mod qwordreg r/m : imm8 |
| register by CL  | 0100 000B 0000 1111 : 1010 1101 : 11 reg2 reg1            |
| qwordregister by CL                                     | 0100 1R0B 0000 1111 : 1010 1101 : 11 qwordreg2 qwordreg1  |
| memory by CL  | 0000 1111 : 1010 1101 : mod reg r/m                       |
| memory64 by CL  | 0100 1RXB 0000 1111 : 1010 1101 : mod qwordreg r/m        |
| <b>SIDT – Store Interrupt Descriptor Table Register</b> | 0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m          |
| <b>SLDT – Store Local Descriptor Table Register</b>     |   |
| to register   | 0100 000B 0000 1111 : 0000 0000 : 11 000 reg              |
| to memory   | 0100 00XB 0000 1111 : 0000 0000 : mod 000 r/m             |
| <b>SMSW – Store Machine Status Word</b>                 |   |
| to register   | 0100 000B 0000 1111 : 0000 0001 : 11 100 reg              |
| to memory   | 0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m             |
| <b>STC – Set Carry Flag</b>                             | 1111 1001   |
| <b>STD – Set Direction Flag</b>                         | 1111 1101   |
| <b>STI – Set Interrupt Flag</b>                         | 1111 1011   |
| <b>STOS/STOSB/STOSW/STOSD/STOSQ – Store String Data</b> |   |
| store string data                                       | 1010 101w   |
| store string data (RAX at address RDI)                  | 0100 1000 1010 1011                                       |
| <b>STR – Store Task Register</b>                        |   |
| to register   | 0100 000B 0000 1111 : 0000 0000 : 11 001 reg              |
| to memory   | 0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m             |
| <b>SUB – Integer Subtraction</b>                        |   |
| register1 from register2                                | 0100 0R0B 0010 100w : 11 reg1 reg2                        |
| byteregister1 from byteregister2                        | 0100 0R0B 0010 1000 : 11 bytereg1 bytereg2                |
| qwordregister1 from qwordregister2                      | 0100 1R0B 0010 1000 : 11 qwordreg1 qwordreg2              |
| register2 from register1                                | 0100 0R0B 0010 101w : 11 reg1 reg2                        |
| byteregister2 from byteregister1                        | 0100 0R0B 0010 1010 : 11 bytereg1 bytereg2                |
| qwordregister2 from qwordregister1                      | 0100 1R0B 0010 1011 : 11 qwordreg1 qwordreg2              |
| memory from register                                    | 0100 00XB 0010 101w : mod reg r/m                         |
| memory8 from byteregister                               | 0100 0RXB 0010 1010 : mod bytereg r/m                     |
| memory64 from qwordregister                             | 0100 1RXB 0010 1011 : mod qwordreg r/m                    |
| register from memory                                    | 0100 0RXB 0010 100w : mod reg r/m                         |
| byteregister from memory8                               | 0100 0RXB 0010 1000 : mod bytereg r/m                     |
| qwordregister from memory8                              | 0100 1RXB 0010 1000 : mod qwordreg r/m                    |
| immediate from register                                 | 0100 000B 1000 00sw : 11 101 reg : imm                    |
| immediate8 from byteregister                            | 0100 000B 1000 0000 : 11 101 bytereg : imm8               |
| immediate32 from qwordregister                          | 0100 100B 1000 0001 : 11 101 qwordreg : imm32             |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format  | Encoding                                      |
|---|---|
| immediate8 from qwordregister   | 0100 100B 1000 0011 : 11 101 qwordreg : imm8  |
| immediate from AL, AX, or EAX   | 0100 000B 0010 110w : imm                     |
| immediate32 from RAX  | 0100 1000 0010 1101 : imm32                   |
| immediate from memory   | 0100 00XB 1000 00sw : mod 101 r/m : imm       |
| immediate8 from memory8   | 0100 00XB 1000 0000 : mod 101 r/m : imm8      |
| immediate32 from memory64   | 0100 10XB 1000 0001 : mod 101 r/m : imm32     |
| immediate8 from memory64  | 0100 10XB 1000 0011 : mod 101 r/m : imm8      |
| <b>SWAPGS - Swap GS Base Register</b>                                   |   |
| Exchanges the current GS base register value for value in MSR C0000102H | 0000 1111 0000 0001 1111 1000                 |
| <b>SYSCALL - Fast System Call</b>                                       |   |
| fast call to privilege level 0 system procedures                        | 0000 1111 0000 0101                           |
| <b>SYSRET - Return From Fast System Call</b>                            |   |
| return from fast system call  | 0000 1111 0000 0111                           |
| <b>TEST - Logical Compare</b>   |   |
| register1 and register2   | 0100 0R0B 1000 010w : 11 reg1 reg2            |
| byteregister1 and byteregister2   | 0100 0R0B 1000 0100 : 11 bytereg1 bytereg2    |
| qwordregister1 and qwordregister2                                       | 0100 1R0B 1000 0101 : 11 qwordreg1 qwordreg2  |
| memory and register   | 0100 0R0B 1000 010w : mod reg r/m             |
| memory8 and byteregister  | 0100 0RXB 1000 0100 : mod bytereg r/m         |
| memory64 and qwordregister  | 0100 1RXB 1000 0101 : mod qwordreg r/m        |
| immediate and register  | 0100 000B 1111 011w : 11 000 reg : imm        |
| immediate8 and byteregister   | 0100 000B 1111 0110 : 11 000 bytereg : imm8   |
| immediate32 and qwordregister   | 0100 100B 1111 0111 : 11 000 bytereg : imm8   |
| immediate and AL, AX, or EAX  | 0100 000B 1010 100w : imm                     |
| immediate32 and RAX   | 0100 1000 1010 1001 : imm32                   |
| immediate and memory  | 0100 00XB 1111 011w : mod 000 r/m : imm       |
| immediate8 and memory8  | 0100 1000 1111 0110 : mod 000 r/m : imm8      |
| immediate32 and memory64  | 0100 1000 1111 0111 : mod 000 r/m : imm32     |
| <b>UD2 - Undefined instruction</b>                                      | 0000 FFFF : 0000 1011                         |
| <b>VERR - Verify a Segment for Reading</b>                              |   |
| register  | 0100 000B 0000 1111 : 0000 0000 : 11 100 reg  |
| memory  | 0100 00XB 0000 1111 : 0000 0000 : mod 100 r/m |
| <b>VERW - Verify a Segment for Writing</b>                              |   |
| register  | 0100 000B 0000 1111 : 0000 0000 : 11 101 reg  |
| memory  | 0100 00XB 0000 1111 : 0000 0000 : mod 101 r/m |
| <b>WAIT - Wait</b>  | 1001 1011                                     |
| <b>WBINVD - Writeback and Invalidate Data Cache</b>                     | 0000 1111 : 0000 1001                         |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format                               | Encoding   |
|--|--|
| <b>WRMSR – Write to Model-Specific Register</b>      |  |
| write EDX:EAX to ECX specified MSR                   | 0000 1111 : 0011 0000                                    |
| write RDX[31:0]:RAX[31:0] to RCX specified MSR       | 0100 1000 0000 1111 : 0011 0000                          |
| <b>XADD – Exchange and Add</b>                       |  |
| register1, register2                                 | 0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1           |
| byteregister1, byteregister2                         | 0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1   |
| qwordregister1, qwordregister2                       | 0100 0R0B 0000 1111 : 1100 0001 : 11 qwordreg2 qwordreg1 |
| memory, register                                     | 0100 0RXB 0000 1111 : 1100 000w : mod reg r/m            |
| memory8, bytereg                                     | 0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m        |
| memory64, qwordreg                                   | 0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m       |
| <b>XCHG – Exchange Register/Memory with Register</b> |  |
| register1 with register2                             | 1000 011w : 11 reg1 reg2                                 |
| AX or EAX with register                              | 1001 0 reg   |
| memory with register                                 | 1000 011w : mod reg r/m                                  |
| <b>XLAT/XLATB – Table Look-up Translation</b>        |  |
| AL to byte DS:[(E)BX + unsigned AL]                  | 1101 0111  |
| AL to byte DS:[RBX + unsigned AL]                    | 0100 1000 1101 0111                                      |
| <b>XOR – Logical Exclusive OR</b>                    |  |
| register1 to register2                               | 0100 0RXB 0011 000w : 11 reg1 reg2                       |
| byteregister1 to byteregister2                       | 0100 0R0B 0011 0000 : 11 bytereg1 bytereg2               |
| qwordregister1 to qwordregister2                     | 0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2             |
| register2 to register1                               | 0100 0R0B 0011 001w : 11 reg1 reg2                       |
| byteregister2 to byteregister1                       | 0100 0R0B 0011 0010 : 11 bytereg1 bytereg2               |
| qwordregister2 to qwordregister1                     | 0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2             |
| memory to register                                   | 0100 0RXB 0011 001w : mod reg r/m                        |
| memory8 to byteregister                              | 0100 0RXB 0011 0010 : mod bytereg r/m                    |
| memory64 to qwordregister                            | 0100 1RXB 0011 0011 : mod qwordreg r/m                   |
| register to memory                                   | 0100 0RXB 0011 000w : mod reg r/m                        |
| byteregister to memory8                              | 0100 0RXB 0011 0000 : mod bytereg r/m                    |
| qwordregister to memory8                             | 0100 1RXB 0011 0001 : mod qwordreg r/m                   |
| immediate to register                                | 0100 000B 1000 00sw : 11 110 reg : imm                   |
| immediate8 to byteregister                           | 0100 000B 1000 0000 : 11 110 bytereg : imm8              |
| immediate32 to qwordregister                         | 0100 100B 1000 0001 : 11 110 qwordreg : imm32            |
| immediate8 to qwordregister                          | 0100 100B 1000 0011 : 11 110 qwordreg : imm8             |
| immediate to AL, AX, or EAX                          | 0100 000B 0011 010w : imm                                |
| immediate to RAX                                     | 0100 1000 0011 0101 : immediate data                     |
| immediate to memory                                  | 0100 00XB 1000 00sw : mod 110 r/m : imm                  |
| immediate8 to memory8                                | 0100 00XB 1000 0000 : mod 110 r/m : imm8                 |

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

| Instruction and Format  | Encoding                                  |
|-------------------------|---|
| immediate32 to memory64 | 0100 10XB 1000 0001 : mod 110 r/m : imm32 |
| immediate8 to memory64  | 0100 10XB 1000 0011 : mod 110 r/m : imm8  |
| <b>Prefix Bytes</b>     |   |
| address size            | 0110 0111                                 |
| LOCK                    | 1111 0000                                 |
| operand size            | 0110 0110                                 |
| CS segment override     | 0010 1110                                 |
| DS segment override     | 0011 1110                                 |
| ES segment override     | 0010 0110                                 |
| FS segment override     | 0110 0100                                 |
| GS segment override     | 0110 0101                                 |
| SS segment override     | 0011 0110                                 |

## B.3 PENTIUM® PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS

The following table shows formats and encodings introduced by the Pentium processor family.

**Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes**

| Instruction and Format                          | Encoding                            |
|---|-------------------------------------|
| <b>CMPXCHG8B - Compare and Exchange 8 Bytes</b> |                                     |
| EDX:EAX with memory64                           | 0000 1111 : 1100 0111 : mod 001 r/m |

**Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode**

| Instruction and Format                                   | Encoding                                      |
|--|---|
| <b>CMPXCHG8B/CMPXCHG16B - Compare and Exchange Bytes</b> |   |
| EDX:EAX with memory64                                    | 0000 1111 : 1100 0111 : mod 001 r/m           |
| RDX:RAX with memory128                                   | 0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m |

## B.4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-31. Table B-34 lists special encodings (instructions that do not follow the rules below).

1. The REX instruction has no effect:

- On immediates.
- If both operands are MMX registers.
- On MMX registers and XMM registers.
- If an MMX register is encoded in the reg field of the ModR/M byte.

2. If a memory operand is encoded in the r/m field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.
3. If a general-purpose register is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.
4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding.

## B.5 MMX INSTRUCTION FORMATS AND ENCODINGS

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

### B.5.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

**Table B-18. Encoding of Granularity of Data Field (gg)**

| gg | Granularity of Data |
|----|---------------------|
| 00 | Packed Bytes        |
| 01 | Packed Words        |
| 10 | Packed Doublewords  |
| 11 | Quadword            |

### B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)

When MMX technology registers (mmxreg) are used as operands, they are encoded in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1, and 0).

If an MMX instruction operates on a general-purpose register (reg), the register is encoded in the R/M field of the ModR/M byte.

### B.5.3 MMX Instruction Formats and Encodings Table

Table B-19 shows the formats and encodings of the integer instructions.

**Table B-19. MMX Instruction Formats and Encodings**

| Instruction and Format                   | Encoding                                |
|--|---|
| <b>EMMS - Empty MMX technology state</b> | 0000 1111:01110111                      |
| <b>MOVD - Move doubleword</b>            |   |
| reg to mmxreg                            | 0000 1111:0110 1110: 11 mmxreg reg      |
| reg from mmxreg                          | 0000 1111:0111 1110: 11 mmxreg reg      |
| mem to mmxreg                            | 0000 1111:0110 1110: mod mmxreg r/m     |
| mem from mmxreg                          | 0000 1111:0111 1110: mod mmxreg r/m     |
| <b>MOVQ - Move quadword</b>              |   |
| mmxreg2 to mmxreg1                       | 0000 1111:0110 1111: 11 mmxreg1 mmxreg2 |
| mmxreg2 from mmxreg1                     | 0000 1111:0111 1111: 11 mmxreg1 mmxreg2 |



Table B-19. MMX Instruction Formats and Encodings (Contd.)

| Instruction and Format  | Encoding                                 |
|---|--|
| mem to mmxreg   | 0000 1111:0110 1111: mod mmxreg r/m      |
| mem from mmxreg   | 0000 1111:0111 1111: mod mmxreg r/m      |
| <b>PACKSSDW<sup>1</sup> – Pack dword to word data (signed with saturation)</b>  |  |
| mmxreg2 to mmxreg1  | 0000 1111:0110 1011: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:0110 1011: mod mmxreg r/m      |
| <b>PACKSSWB<sup>1</sup> – Pack word to byte data (signed with saturation)</b>   |  |
| mmxreg2 to mmxreg1  | 0000 1111:0110 0011: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:0110 0011: mod mmxreg r/m      |
| <b>PACKUSWB<sup>1</sup> – Pack word to byte data (unsigned with saturation)</b> |  |
| mmxreg2 to mmxreg1  | 0000 1111:0110 0111: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:0110 0111: mod mmxreg r/m      |
| <b>PADD – Add with wrap-around</b>  |  |
| mmxreg2 to mmxreg1  | 0000 1111: 1111 11gg: 11 mmxreg1 mmxreg2 |
| memory to mmxreg  | 0000 1111: 1111 11gg: mod mmxreg r/m     |
| <b>PADDs – Add signed with saturation</b>                                       |  |
| mmxreg2 to mmxreg1  | 0000 1111: 1110 11gg: 11 mmxreg1 mmxreg2 |
| memory to mmxreg  | 0000 1111: 1110 11gg: mod mmxreg r/m     |
| <b>PADDUS – Add unsigned with saturation</b>                                    |  |
| mmxreg2 to mmxreg1  | 0000 1111: 1101 11gg: 11 mmxreg1 mmxreg2 |
| memory to mmxreg  | 0000 1111: 1101 11gg: mod mmxreg r/m     |
| <b>PAND – Bitwise And</b>   |  |
| mmxreg2 to mmxreg1  | 0000 1111:1101 1011: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:1101 1011: mod mmxreg r/m      |
| <b>PANDN – Bitwise AndNot</b>   |  |
| mmxreg2 to mmxreg1  | 0000 1111:1101 1111: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:1101 1111: mod mmxreg r/m      |
| <b>PCMPEQ – Packed compare for equality</b>                                     |  |
| mmxreg1 with mmxreg2  | 0000 1111:0111 01gg: 11 mmxreg1 mmxreg2  |
| mmxreg with memory  | 0000 1111:0111 01gg: mod mmxreg r/m      |
| <b>PCMPGT – Packed compare greater (signed)</b>                                 |  |
| mmxreg1 with mmxreg2  | 0000 1111:0110 01gg: 11 mmxreg1 mmxreg2  |
| mmxreg with memory  | 0000 1111:0110 01gg: mod mmxreg r/m      |
| <b>PMADDWD – Packed multiply add</b>  |  |
| mmxreg2 to mmxreg1  | 0000 1111:1111 0101: 11 mmxreg1 mmxreg2  |
| memory to mmxreg  | 0000 1111:1111 0101: mod mmxreg r/m      |
| <b>PMULHUW – Packed multiplication, store high word (unsigned)</b>              |  |
| mmxreg2 to mmxreg1  | 0000 1111: 1110 0100: 11 mmxreg1 mmxreg2 |
| memory to mmxreg  | 0000 1111: 1110 0100: mod mmxreg r/m     |

Table B-19. MMX Instruction Formats and Encodings (Contd.)

| Instruction and Format                                  | Encoding                                      |
|---|---|
| <b>PMULHW – Packed multiplication, store high word</b>  |   |
| mmxreg2 to mmxreg1                                      | 0000 1111:1110 0101: 11 mmxreg1 mmxreg2       |
| memory to mmxreg  | 0000 1111:1110 0101: mod mmxreg r/m           |
| <b>PMULLW – Packed multiplication, store low word</b>   |   |
| mmxreg2 to mmxreg1                                      | 0000 1111:1101 0101: 11 mmxreg1 mmxreg2       |
| memory to mmxreg  | 0000 1111:1101 0101: mod mmxreg r/m           |
| <b>POR – Bitwise Or</b>                                 |   |
| mmxreg2 to mmxreg1                                      | 0000 1111:1110 1011: 11 mmxreg1 mmxreg2       |
| memory to mmxreg  | 0000 1111:1110 1011: mod mmxreg r/m           |
| <b>PSLL<sup>2</sup> – Packed shift left logical</b>     |   |
| mmxreg1 by mmxreg2                                      | 0000 1111:1111 00gg: 11 mmxreg1 mmxreg2       |
| mmxreg by memory  | 0000 1111:1111 00gg: mod mmxreg r/m           |
| mmxreg by immediate                                     | 0000 1111:0111 00gg: 11 110 mmxreg: imm8 data |
| <b>PSRA<sup>2</sup> – Packed shift right arithmetic</b> |   |
| mmxreg1 by mmxreg2                                      | 0000 1111:1110 00gg: 11 mmxreg1 mmxreg2       |
| mmxreg by memory  | 0000 1111:1110 00gg: mod mmxreg r/m           |
| mmxreg by immediate                                     | 0000 1111:0111 00gg: 11 100 mmxreg: imm8 data |
| <b>PSRL<sup>2</sup> – Packed shift right logical</b>    |   |
| mmxreg1 by mmxreg2                                      | 0000 1111:1101 00gg: 11 mmxreg1 mmxreg2       |
| mmxreg by memory  | 0000 1111:1101 00gg: mod mmxreg r/m           |
| mmxreg by immediate                                     | 0000 1111:0111 00gg: 11 010 mmxreg: imm8 data |
| <b>PSUB – Subtract with wrap-around</b>                 |   |
| mmxreg2 from mmxreg1                                    | 0000 1111:1111 10gg: 11 mmxreg1 mmxreg2       |
| memory from mmxreg                                      | 0000 1111:1111 10gg: mod mmxreg r/m           |
| <b>PSUBS – Subtract signed with saturation</b>          |   |
| mmxreg2 from mmxreg1                                    | 0000 1111:1110 10gg: 11 mmxreg1 mmxreg2       |
| memory from mmxreg                                      | 0000 1111:1110 10gg: mod mmxreg r/m           |
| <b>PSUBUS – Subtract unsigned with saturation</b>       |   |
| mmxreg2 from mmxreg1                                    | 0000 1111:1101 10gg: 11 mmxreg1 mmxreg2       |
| memory from mmxreg                                      | 0000 1111:1101 10gg: mod mmxreg r/m           |
| <b>PUNPCKH – Unpack high data to next larger type</b>   |   |
| mmxreg2 to mmxreg1                                      | 0000 1111:0110 10gg: 11 mmxreg1 mmxreg2       |
| memory to mmxreg  | 0000 1111:0110 10gg: mod mmxreg r/m           |
| <b>PUNPCKL – Unpack low data to next larger type</b>    |   |
| mmxreg2 to mmxreg1                                      | 0000 1111:0110 00gg: 11 mmxreg1 mmxreg2       |
| memory to mmxreg  | 0000 1111:0110 00gg: mod mmxreg r/m           |

**Table B-19. MMX Instruction Formats and Encodings (Contd.)**

| Instruction and Format    | Encoding                                |
|---------------------------|---|
| <b>PXOR – Bitwise Xor</b> |   |
| mmxreg2 to mmxreg1        | 0000 1111:1110 1111: 11 mmxreg1 mmxreg2 |
| memory to mmxreg          | 0000 1111:1110 1111: mod mmxreg r/m     |

**NOTES:**

1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.

## B.6 PROCESSOR EXTENDED STATE INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that relate to processor extended state management.

**Table B-20. Formats and Encodings of XSAVE/XRSTOR/XGETBV/XSETBV Instructions**

| Instruction and Format  | Encoding                                      |
|---|---|
| <b>XGETBV – Get Value of Extended Control Register</b>        | 0000 1111:0000 0001: 1101 0000                |
| <b>XRSTOR – Restore Processor Extended States<sup>1</sup></b> | 0000 1111:1010 1110: mod <sup>A</sup> 101 r/m |
| <b>XSAVE – Save Processor Extended States<sup>1</sup></b>     | 0000 1111:1010 1110: mod <sup>A</sup> 100 r/m |
| <b>XSETBV – Set Extended Control Register</b>                 | 0000 1111:0000 0001: 1101 0001                |

**NOTES:**

1. For XSAVE and XRSTOR, “mod = 11” is reserved.

## B.7 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

**Table B-21. Formats and Encodings of P6 Family Instructions**

| Instruction and Format  | Encoding                           |
|---|------------------------------------|
| <b>CMOVcc – Conditional Move</b>                                    |                                    |
| register2 to register1  | 0000 1111: 0100 ttn : 11 reg1 reg2 |
| memory to register  | 0000 1111 : 0100 ttn : mod reg r/m |
| <b>FCMOVcc – Conditional Move on EFLAG Register Condition Codes</b> |                                    |
| move if below (B)   | 11011 010 : 11 000 ST(i)           |
| move if equal (E)   | 11011 010 : 11 001 ST(i)           |
| move if below or equal (BE)   | 11011 010 : 11 010 ST(i)           |
| move if unordered (U)   | 11011 010 : 11 011 ST(i)           |
| move if not below (NB)  | 11011 011 : 11 000 ST(i)           |
| move if not equal (NE)  | 11011 011 : 11 001 ST(i)           |
| move if not below or equal (NBE)                                    | 11011 011 : 11 010 ST(i)           |

**Table B-21. Formats and Encodings of P6 Family Instructions (Contd.)**

| Instruction and Format   | Encoding                                      |
|--|---|
| move if not unordered (NU)   | 11011 011 : 11 011 ST(i)                      |
| FCOMI – Compare Real and Set EFLAGS                                    | 11011 011 : 11 110 ST(i)                      |
| <b>FXRSTOR – Restore x87 FPU, MMX, SSE, and SSE2 State<sup>1</sup></b> | 0000 1111:1010 1110: mod <sup>A</sup> 001 r/m |
| <b>FXSAVE – Save x87 FPU, MMX, SSE, and SSE2 State<sup>1</sup></b>     | 0000 1111:1010 1110: mod <sup>A</sup> 000 r/m |
| <b>SYSENTER – Fast System Call</b>                                     | 0000 1111:0011 0100                           |
| <b>SYSEXIT – Fast Return from Fast System Call</b>                     | 0000 1111:0011 0101                           |

**NOTES:**

1. For FXSAVE and FXRSTOR, “mod = 11” is reserved.

## B.8 SSE INSTRUCTION FORMATS AND ENCODINGS

The SSE instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables (Tables B-22, B-23, and B-24) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

**Table B-22. Formats and Encodings of SSE Floating-Point Instructions**

| Instruction and Format   | Encoding   |
|--|--|
| <b>ADDPS—Add Packed Single-Precision Floating-Point Values</b>                             |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 1000:11 xmmreg1 xmmreg2                 |
| mem to xmmreg  | 0000 1111:0101 1000: mod xmmreg r/m                    |
| <b>ADDSS—Add Scalar Single-Precision Floating-Point Values</b>                             |  |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2        |
| mem to xmmreg  | 1111 0011:0000 1111:01011000: mod xmmreg r/m           |
| <b>ANDNPS—Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</b>     |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 0101:11 xmmreg1 xmmreg2                 |
| mem to xmmreg  | 0000 1111:0101 0101: mod xmmreg r/m                    |
| <b>ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values</b>          |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 0100:11 xmmreg1 xmmreg2                 |
| mem to xmmreg  | 0000 1111:0101 0100: mod xmmreg r/m                    |
| <b>CMPPS—Compare Packed Single-Precision Floating-Point Values</b>                         |  |
| xmmreg2 to xmmreg1, imm8   | 0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8           |
| mem to xmmreg, imm8  | 0000 1111:1100 0010: mod xmmreg r/m: imm8              |
| <b>CMPSD—Compare Scalar Single-Precision Floating-Point Values</b>                         |  |
| xmmreg2 to xmmreg1, imm8   | 1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8  | 1111 0011:0000 1111:1100 0010: mod xmmreg r/m: imm8    |
| <b>COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 to xmmreg1   | 0000 1111:0010 1111:11 xmmreg1 xmmreg2                 |
| mem to xmmreg  | 0000 1111:0010 1111: mod xmmreg r/m                    |

**Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)**

| Instruction and Format   | Encoding   |
|--|--|
| <b>CVTPI2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</b>                  |  |
| mmreg to xmmreg  | 0000 1111:0010 1010:11 xmmreg1 mmreg1            |
| mem to xmmreg  | 0000 1111:0010 1010: mod xmmreg r/m              |
| <b>CVTPS2PI—Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</b>                  |  |
| xmmreg to mmreg  | 0000 1111:0010 1101:11 mmreg1 xmmreg1            |
| mem to mmreg   | 0000 1111:0010 1101: mod mmreg r/m               |
| <b>CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</b>                           |  |
| r32 to xmmreg1   | 1111 0011:0000 1111:00101010:11 xmmreg1 r32      |
| mem to xmmreg  | 1111 0011:0000 1111:00101010: mod xmmreg r/m     |
| <b>CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</b>                           |  |
| xmmreg to r32  | 1111 0011:0000 1111:0010 1101:11 r32 xmmreg      |
| mem to r32   | 1111 0011:0000 1111:0010 1101: mod r32 r/m       |
| <b>CVTTPS2PI—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</b> |  |
| xmmreg to mmreg  | 0000 1111:0010 1100:11 mmreg1 xmmreg1            |
| mem to mmreg   | 0000 1111:0010 1100: mod mmreg r/m               |
| <b>CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer</b>          |  |
| xmmreg to r32  | 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1     |
| mem to r32   | 1111 0011:0000 1111:0010 1100: mod r32 r/m       |
| <b>DIVPS—Divide Packed Single-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 1110:11 xmmreg1 xmmreg2           |
| mem to xmmreg  | 0000 1111:0101 1110: mod xmmreg r/m              |
| <b>DIVSS—Divide Scalar Single-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:0101 1110:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0011:0000 1111:0101 1110: mod xmmreg r/m    |
| <b>LDMXCSR—Load MXCSR Register State</b>   |  |
| m32 to MXCSR   | 0000 1111:1010 1110:mod <sup>A</sup> 010 mem     |
| <b>MAXPS—Return Maximum Packed Single-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 1111:11 xmmreg1 xmmreg2           |
| mem to xmmreg  | 0000 1111:0101 1111: mod xmmreg r/m              |
| <b>MAXSS—Return Maximum Scalar Double-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:0101 1111:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0011:0000 1111:0101 1111: mod xmmreg r/m    |
| <b>MINPS—Return Minimum Packed Double-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 0000 1111:0101 1101:11 xmmreg1 xmmreg2           |
| mem to xmmreg  | 0000 1111:0101 1101: mod xmmreg r/m              |
| <b>MINSS—Return Minimum Scalar Double-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:0101 1101:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0011:0000 1111:0101 1101: mod xmmreg r/m    |

**Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)**

| Instruction and Format  | Encoding   |
|---|--|
| <b>MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values</b>          |  |
| xmmreg2 to xmmreg1  | 0000 1111:0010 1000:11 xmmreg2 xmmreg1           |
| mem to xmmreg1  | 0000 1111:0010 1000: mod xmmreg r/m              |
| xmmreg1 to xmmreg2  | 0000 1111:0010 1001:11 xmmreg1 xmmreg2           |
| xmmreg1 to mem  | 0000 1111:0010 1001: mod xmmreg r/m              |
| <b>MOVHPS—Move High Packed Single-Precision Floating-Point Values</b>             |  |
| xmmreg2 to xmmreg1  | 0000 1111:0001 0010:11 xmmreg1 xmmreg2           |
| <b>MOVHPS—Move High Packed Single-Precision Floating-Point Values</b>             |  |
| mem to xmmreg   | 0000 1111:0001 0110: mod xmmreg r/m              |
| xmmreg to mem   | 0000 1111:0001 0111: mod xmmreg r/m              |
| <b>MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High</b>     |  |
| xmmreg2 to xmmreg1  | 0000 1111:00010110:11 xmmreg1 xmmreg2            |
| <b>MOVLPS—Move Low Packed Single-Precision Floating-Point Values</b>              |  |
| mem to xmmreg   | 0000 1111:0001 0010: mod xmmreg r/m              |
| xmmreg to mem   | 0000 1111:0001 0011: mod xmmreg r/m              |
| <b>MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</b>          |  |
| xmmreg to r32   | 0000 1111:0101 0000:11 r32 xmmreg                |
| <b>MOVSS—Move Scalar Single-Precision Floating-Point Values</b>                   |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0001 0000:11 xmmreg2 xmmreg1 |
| mem to xmmreg1  | 1111 0011:0000 1111:0001 0000: mod xmmreg r/m    |
| xmmreg1 to xmmreg2  | 1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2 |
| xmmreg1 to mem  | 1111 0011:0000 1111:0001 0001: mod xmmreg r/m    |
| <b>MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values</b>        |  |
| xmmreg2 to xmmreg1  | 0000 1111:0001 0000:11 xmmreg2 xmmreg1           |
| mem to xmmreg1  | 0000 1111:0001 0000: mod xmmreg r/m              |
| xmmreg1 to xmmreg2  | 0000 1111:0001 0001:11 xmmreg1 xmmreg2           |
| xmmreg1 to mem  | 0000 1111:0001 0001: mod xmmreg r/m              |
| <b>MULPS—Multiply Packed Single-Precision Floating-Point Values</b>               |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 1001:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 1001: mod xmmreg r/m              |
| <b>MULSS—Multiply Scalar Single-Precision Floating-Point Values</b>               |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 1001: mod xmmreg r/m    |
| <b>ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values</b>          |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 0110:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 0110: mod xmmreg r/m              |
| <b>RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values</b> |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 0011:11 xmmreg1 xmmreg2           |

**Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)**

| Instruction and Format  | Encoding   |
|---|--|
| mem to xmmreg   | 0000 1111:0101 0011: mod xmmreg r/m              |
| <b>RCPPSS—Compute Reciprocals of Scalar Single-Precision Floating-Point Value</b>                     |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2  |
| mem to xmmreg   | 1111 0011:0000 1111:01010011: mod xmmreg r/m     |
| <b>RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 0010:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 0010: mode xmmreg r/m             |
| <b>RSQRTSS—Compute Reciprocals of Square Roots of Scalar Single-Precision Floating-Point Value</b>    |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 0010:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 0010: mod xmmreg r/m    |
| <b>SHUFPS—Shuffle Packed Single-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1, imm8  | 0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8     |
| mem to xmmreg, imm8   | 0000 1111:1100 0110: mod xmmreg r/m: imm8        |
| <b>SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values</b>                   |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 0001:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 0001: mod xmmreg r/m              |
| <b>SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value</b>                     |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 0001: mod xmmreg r/m    |
| <b>STMXCSR—Store MXCSR Register State</b>   |  |
| MXCSR to mem  | 0000 1111:1010 1110: mod <sup>A</sup> 011 mem    |
| <b>SUBPS—Subtract Packed Single-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 1100:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 1100: mod xmmreg r/m              |
| <b>SUBSS—Subtract Scalar Single-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 1100: mod xmmreg r/m    |
| <b>UCOMISS—Unordered Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 to xmmreg1  | 0000 1111:0010 1110:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0010 1110: mod xmmreg r/m              |
| <b>UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values</b>              |  |
| xmmreg2 to xmmreg1  | 0000 1111:0001 0101:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0001 0101: mod xmmreg r/m              |
| <b>UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values</b>               |  |
| xmmreg2 to xmmreg1  | 0000 1111:0001 0100:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0001 0100: mod xmmreg r/m              |
| <b>XORPS—Bitwise Logical XOR of Single-Precision Floating-Point Values</b>                            |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 0111:11 xmmreg1 xmmreg2           |

**Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)**

| Instruction and Format | Encoding                            |
|------------------------|-------------------------------------|
| mem to xmmreg          | 0000 1111:0101 0111: mod xmmreg r/m |

**Table B-23. Formats and Encodings of SSE Integer Instructions**

| Instruction and Format   | Encoding                                   |
|--|--|
| <b>PAVGB/PAVGW—Average Packed Integers</b>                             |  |
| mmreg2 to mmreg1   | 0000 1111:1110 0000:11 mmreg1 mmreg2       |
|  | 0000 1111:1110 0011:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1110 0000: mod mmreg r/m         |
|  | 0000 1111:1110 0011: mod mmreg r/m         |
| <b>PEXTRW—Extract Word</b>   |  |
| mmreg to reg32, imm8   | 0000 1111:1100 0101:11 r32 mmreg: imm8     |
| <b>PINSRW—Insert Word</b>  |  |
| reg32 to mmreg, imm8   | 0000 1111:1100 0100:11 mmreg r32: imm8     |
| m16 to mmreg, imm8   | 0000 1111:1100 0100: mod mmreg r/m: imm8   |
| <b>PMAXSW—Maximum of Packed Signed Word Integers</b>                   |  |
| mmreg2 to mmreg1   | 0000 1111:1110 1110:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1110 1110: mod mmreg r/m         |
| <b>PMAXB—Maximum of Packed Unsigned Byte Integers</b>                  |  |
| mmreg2 to mmreg1   | 0000 1111:1101 1110:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1101 1110: mod mmreg r/m         |
| <b>PMINSW—Minimum of Packed Signed Word Integers</b>                   |  |
| mmreg2 to mmreg1   | 0000 1111:1110 1010:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1110 1010: mod mmreg r/m         |
| <b>PMINUB—Minimum of Packed Unsigned Byte Integers</b>                 |  |
| mmreg2 to mmreg1   | 0000 1111:1101 1010:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1101 1010: mod mmreg r/m         |
| <b>PMOVBMSKB—Move Byte Mask To Integer</b>                             |  |
| mmreg to reg32   | 0000 1111:1101 0111:11 r32 mmreg           |
| <b>PMULHUW—Multiply Packed Unsigned Integers and Store High Result</b> |  |
| mmreg2 to mmreg1   | 0000 1111:1110 0100:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1110 0100: mod mmreg r/m         |
| <b>PSADBW—Compute Sum of Absolute Differences</b>                      |  |
| mmreg2 to mmreg1   | 0000 1111:1111 0110:11 mmreg1 mmreg2       |
| mem to mmreg   | 0000 1111:1111 0110: mod mmreg r/m         |
| <b>PSHUFW—Shuffle Packed Words</b>                                     |  |
| mmreg2 to mmreg1, imm8   | 0000 1111:0111 0000:11 mmreg1 mmreg2: imm8 |
| mem to mmreg, imm8   | 0000 1111:0111 0000: mod mmreg r/m: imm8   |



**Table B-24. Format and Encoding of SSE Cacheability & Memory Ordering Instructions**

| Instruction and Format   | Encoding                                     |
|--|--|
| <b>MASKMOVQ—Store Selected Bytes of Quadword</b>   |  |
| mmreg2 to mmreg1   | 0000 1111:1111 0111:11 mmreg1 mmreg2         |
| <b>MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</b> |  |
| xmmreg to mem  | 0000 1111:0010 1011: mod xmmreg r/m          |
| <b>MOVNTQ—Store Quadword Using Non-Temporal Hint</b>                                       |  |
| mmreg to mem   | 0000 1111:1110 0111: mod mmreg r/m           |
| <b>PREFETCHT0—Prefetch Temporal to All Cache Levels</b>                                    | 0000 1111:0001 1000:mod <sup>A</sup> 001 mem |
| <b>PREFETCHT1—Prefetch Temporal to First Level Cache</b>                                   | 0000 1111:0001 1000:mod <sup>A</sup> 010 mem |
| <b>PREFETCHT2—Prefetch Temporal to Second Level Cache</b>                                  | 0000 1111:0001 1000:mod <sup>A</sup> 011 mem |
| <b>PREFETCHNTA—Prefetch Non-Temporal to All Cache Levels</b>                               | 0000 1111:0001 1000:mod <sup>A</sup> 000 mem |
| <b>SFENCE—Store Fence</b>  | 0000 1111:1010 1110:11 111 000               |

## B.9 SSE2 INSTRUCTION FORMATS AND ENCODINGS

The SSE2 instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

### B.9.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-25 shows the encoding of this gg field.

**Table B-25. Encoding of Granularity of Data Field (gg)**

| gg | Granularity of Data |
|----|---------------------|
| 00 | Packed Bytes        |
| 01 | Packed Words        |
| 10 | Packed Doublewords  |
| 11 | Quadword            |

**Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions**

| Instruction and Format   | Encoding   |
|--|--|
| <b>ADDPD—Add Packed Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0101 1000: mod xmmreg r/m          |
| <b>ADDSD—Add Scalar Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1   | 1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 1111 0010:0000 1111:0101 1000: mod xmmreg r/m          |
| <b>ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values</b>                               |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0101 0101: mod xmmreg r/m          |
| <b>ANDPD—Bitwise Logical AND of Packed Double-Precision Floating-Point Values</b>                                    |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0101 0100: mod xmmreg r/m          |
| <b>CMPPD—Compare Packed Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1, imm8   | 0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:1100 0010: mod xmmreg r/m: imm8    |
| <b>CMPSD—Compare Scalar Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1, imm8   | 1111 0010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8  | 1111 0010:0000 1111:1100 0010: mod xmmreg r/m: imm8    |
| <b>COMISD—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</b>                           |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0010 1111: mod xmmreg r/m          |
| <b>CVTPI2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</b>                  |  |
| mmreg to xmmreg  | 0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1        |
| mem to xmmreg  | 0110 0110:0000 1111:0010 1010: mod xmmreg r/m          |
| <b>CVTPD2PI—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</b>                  |  |
| xmmreg to mmreg  | 0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1        |
| mem to mmreg   | 0110 0110:0000 1111:0010 1101: mod mmreg r/m           |
| <b>CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</b>                           |  |
| r32 to xmmreg1   | 1111 0010:0000 1111:0010 1010:11 xmmreg r32            |
| mem to xmmreg  | 1111 0010:0000 1111:0010 1010: mod xmmreg r/m          |
| <b>CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</b>                           |  |
| xmmreg to r32  | 1111 0010:0000 1111:0010 1101:11 r32 xmmreg            |
| mem to r32   | 1111 0010:0000 1111:0010 1101: mod r32 r/m             |
| <b>CVTTPD2PI—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</b> |  |
| xmmreg to mmreg  | 0110 0110:0000 1111:0010 1100:11 mmreg xmmreg          |
| mem to mmreg   | 0110 0110:0000 1111:0010 1100: mod mmreg r/m           |
| <b>CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer</b>          |  |
| xmmreg to r32  | 1111 0010:0000 1111:0010 1100:11 r32 xmmreg            |

**Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)**

| Instruction and Format  | Encoding   |
|---|--|
| mem to r32  | 1111 0010:0000 1111:0010 1100: mod r32 r/m       |
| <b>CVTPD2PS—Covert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</b> |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 0110 0110:0000 1111:0101 1010: mod xmmreg r/m    |
| <b>CVTPS2PD—Covert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</b> |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 1010:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 1010: mod xmmreg r/m              |
| <b>CVTSD2SS—Covert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0010:0000 1111:0101 1010: mod xmmreg r/m    |
| <b>CVTSS2SD—Covert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 1010: mod xmmreg r/m    |
| <b>CVTPD2DQ—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</b>                   |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0010:0000 1111:1110 0110: mod xmmreg r/m    |
| <b>CVTPD2DQ—Convert With Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</b>   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 0110 0110:0000 1111:1110 0110: mod xmmreg r/m    |
| <b>CVTDQ2PD—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</b>                   |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:1110 0110: mod xmmreg r/m    |
| <b>CVTPS2DQ—Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</b>                   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 0110 0110:0000 1111:0101 1011: mod xmmreg r/m    |
| <b>CVTPS2DQ—Convert With Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</b>   |  |
| xmmreg2 to xmmreg1  | 1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 1111 0011:0000 1111:0101 1011: mod xmmreg r/m    |
| <b>CVTDQ2PS—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</b>                   |  |
| xmmreg2 to xmmreg1  | 0000 1111:0101 1011:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 0000 1111:0101 1011: mod xmmreg r/m              |
| <b>DIVPD—Divide Packed Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2 |
| mem to xmmreg   | 0110 0110:0000 1111:0101 1110: mod xmmreg r/m    |
| <b>DIVSD—Divide Scalar Double-Precision Floating-Point Values</b>   |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2 |

**Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)**

| Instruction and Format   | Encoding   |
|--|--|
| mem to xmmreg  | 1111 0010:0000 1111:0101 1110: mod xmmreg r/m    |
| <b>MAXPD—Return Maximum Packed Double-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 1111:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0101 1111: mod xmmreg r/m    |
| <b>MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1   | 1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0010:0000 1111:0101 1111: mod xmmreg r/m    |
| <b>MINPD—Return Minimum Packed Double-Precision Floating-Point Values</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 1101:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0101 1101: mod xmmreg r/m    |
| <b>MINSD—Return Minimum Scalar Double-Precision Floating-Point Value</b>   |  |
| xmmreg2 to xmmreg1   | 1111 0010:0000 1111:0101 1101:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0010:0000 1111:0101 1101: mod xmmreg r/m    |
| <b>MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values</b>   |  |
| xmmreg1 to xmmreg2   | 0110 0110:0000 1111:0010 1001:11 xmmreg2 xmmreg1 |
| xmmreg1 to mem   | 0110 0110:0000 1111:0010 1001: mod xmmreg r/m    |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0010 1000:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | 0110 0110:0000 1111:0010 1000: mod xmmreg r/m    |
| <b>MOVHPD—Move High Packed Double-Precision Floating-Point Values</b>      |  |
| xmmreg to mem  | 0110 0110:0000 1111:0001 0111: mod xmmreg r/m    |
| mem to xmmreg  | 0110 0110:0000 1111:0001 0110: mod xmmreg r/m    |
| <b>MOVLPD—Move Low Packed Double-Precision Floating-Point Values</b>       |  |
| xmmreg to mem  | 0110 0110:0000 1111:0001 0011: mod xmmreg r/m    |
| mem to xmmreg  | 0110 0110:0000 1111:0001 0010: mod xmmreg r/m    |
| <b>MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask</b>   |  |
| xmmreg to r32  | 0110 0110:0000 1111:0101 0000:11 r32 xmmreg      |
| <b>MOVSD—Move Scalar Double-Precision Floating-Point Values</b>            |  |
| xmmreg1 to xmmreg2   | 1111 0010:0000 1111:0001 0001:11 xmmreg2 xmmreg1 |
| xmmreg1 to mem   | 1111 0010:0000 1111:0001 0001: mod xmmreg r/m    |
| xmmreg2 to xmmreg1   | 1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | 1111 0010:0000 1111:0001 0000: mod xmmreg r/m    |
| <b>MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values</b> |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1 |
| mem to xmmreg1   | 0110 0110:0000 1111:0001 0001: mod xmmreg r/m    |
| xmmreg1 to xmmreg2   | 0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2 |
| xmmreg1 to mem   | 0110 0110:0000 1111:0001 0000: mod xmmreg r/m    |
| <b>MULPD—Multiply Packed Double-Precision Floating-Point Values</b>        |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0101 1001:11 xmmreg1 xmmreg2 |

**Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)**

| Instruction and Format  | Encoding   |
|---|--|
| mem to xmmreg   | 0110 0110:0000 1111:0101 1001: mod xmmreg r/m          |
| <b>MULSD—Multiply Scalar Double-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:0101 1001:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 1111 0010:0000 1111:0101 1001: mod xmmreg r/m          |
| <b>ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values</b>                              |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0101 0110: mod xmmreg r/m          |
| <b>SHUFPD—Shuffle Packed Double-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1, imm8  | 0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8   | 0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8    |
| <b>SQRTPD—Compute Square Roots of Packed Double-Precision Floating-Point Values</b>                   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0101 0001: mod xmmreg r/m          |
| <b>SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value</b>                     |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 1111 0010:0000 1111:0101 0001: mod xmmreg r/m          |
| <b>SUBPD—Subtract Packed Double-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0101 1100: mod xmmreg r/m          |
| <b>SUBSD—Subtract Scalar Double-Precision Floating-Point Values</b>                                   |  |
| xmmreg2 to xmmreg1  | 1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 1111 0010:0000 1111:0101 1100: mod xmmreg r/m          |
| <b>UCOMISD—Unordered Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0010 1110: mod xmmreg r/m          |
| <b>UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values</b>              |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0001 0101: mod xmmreg r/m          |
| <b>UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values</b>               |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0001 0100: mod xmmreg r/m          |
| <b>XORPD—Bitwise Logical OR of Double-Precision Floating-Point Values</b>                             |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0101 0111: mod xmmreg r/m          |

Table B-27. Formats and Encodings of SSE2 Integer Instructions

| Instruction and Format   | Encoding  |
|--|---|
| <b>MOVD—Move Doubleword</b>  |   |
| reg to xmmreg  | 0110 0110:0000 1111:0110 1110: 11 xmmreg reg      |
| reg from xmmreg  | 0110 0110:0000 1111:0111 1110: 11 xmmreg reg      |
| mem to xmmreg  | 0110 0110:0000 1111:0110 1110: mod xmmreg r/m     |
| mem from xmmreg  | 0110 0110:0000 1111:0111 1110: mod xmmreg r/m     |
| <b>MOVDQA—Move Aligned Double Quadword</b>                                   |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0110 1111:11 xmmreg1 xmmreg2  |
| xmmreg2 from xmmreg1   | 0110 0110:0000 1111:0111 1111:11 xmmreg1 xmmreg2  |
| mem to xmmreg  | 0110 0110:0000 1111:0110 1111: mod xmmreg r/m     |
| mem from xmmreg  | 0110 0110:0000 1111:0111 1111: mod xmmreg r/m     |
| <b>MOVDQU—Move Unaligned Double Quadword</b>                                 |   |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:0110 1111:11 xmmreg1 xmmreg2  |
| xmmreg2 from xmmreg1   | 1111 0011:0000 1111:0111 1111:11 xmmreg1 xmmreg2  |
| mem to xmmreg  | 1111 0011:0000 1111:0110 1111: mod xmmreg r/m     |
| mem from xmmreg  | 1111 0011:0000 1111:0111 1111: mod xmmreg r/m     |
| <b>MOVQ2DQ—Move Quadword from MMX to XMM Register</b>                        |   |
| mmreg to xmmreg  | 1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2    |
| <b>MOVDQ2Q—Move Quadword from XMM to MMX Register</b>                        |   |
| xmmreg to mmreg  | 1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2    |
| <b>MOVQ—Move Quadword</b>  |   |
| xmmreg2 to xmmreg1   | 1111 0011:0000 1111:0111 1110: 11 xmmreg1 xmmreg2 |
| xmmreg2 from xmmreg1   | 0110 0110:0000 1111:1101 0110: 11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 1111 0011:0000 1111:0111 1110: mod xmmreg r/m     |
| mem from xmmreg  | 0110 0110:0000 1111:1101 0110: mod xmmreg r/m     |
| <b>PACKSSDW<sup>1</sup>—Pack Dword To Word Data (signed with saturation)</b> |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0110 1011: 11 xmmreg1 xmmreg2 |
| memory to xmmreg   | 0110 0110:0000 1111:0110 1011: mod xmmreg r/m     |
| <b>PACKSSWB—Pack Word To Byte Data (signed with saturation)</b>              |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0110 0011: 11 xmmreg1 xmmreg2 |
| memory to xmmreg   | 0110 0110:0000 1111:0110 0011: mod xmmreg r/m     |
| <b>PACKUSWB—Pack Word To Byte Data (unsigned with saturation)</b>            |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0110 0111: 11 xmmreg1 xmmreg2 |
| memory to xmmreg   | 0110 0110:0000 1111:0110 0111: mod xmmreg r/m     |
| <b>PADDQ—Add Packed Quadword Integers</b>                                    |   |
| mmreg2 to mmreg1   | 0000 1111:1101 0100:11 mmreg1 mmreg2              |
| mem to mmreg   | 0000 1111:1101 0100: mod mmreg r/m                |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1101 0100:11 xmmreg1 xmmreg2  |
| mem to xmmreg  | 0110 0110:0000 1111:1101 0100: mod xmmreg r/m     |

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

| Instruction and Format                               | Encoding  |
|--|---|
| <b>PADD—Add With Wrap-around</b>                     |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111: 1111 11gg: 11 xmmreg1 xmmreg2  |
| memory to xmmreg                                     | 0110 0110:0000 1111: 1111 11gg: mod xmmreg r/m      |
| <b>PADDs—Add Signed With Saturation</b>              |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111: 1110 11gg: 11 xmmreg1 xmmreg2  |
| memory to xmmreg                                     | 0110 0110:0000 1111: 1110 11gg: mod xmmreg r/m      |
| <b>PADDUS—Add Unsigned With Saturation</b>           |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111: 1101 11gg: 11 xmmreg1 xmmreg2  |
| memory to xmmreg                                     | 0110 0110:0000 1111: 1101 11gg: mod xmmreg r/m      |
| <b>PAND—Bitwise And</b>                              |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:1101 1011: 11 xmmreg1 xmmreg2   |
| memory to xmmreg                                     | 0110 0110:0000 1111:1101 1011: mod xmmreg r/m       |
| <b>PANDN—Bitwise AndNot</b>                          |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:1101 1111: 11 xmmreg1 xmmreg2   |
| memory to xmmreg                                     | 0110 0110:0000 1111:1101 1111: mod xmmreg r/m       |
| <b>PAVGB—Average Packed Integers</b>                 |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2    |
| mem to xmmreg  | 01100110:00001111:11100000 mod xmmreg r/m           |
| <b>PAVGW—Average Packed Integers</b>                 |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2    |
| mem to xmmreg  | 0110 0110:0000 1111:1110 0011 mod xmmreg r/m        |
| <b>PCMPEQ—Packed Compare For Equality</b>            |   |
| xmmreg1 with xmmreg2                                 | 0110 0110:0000 1111:0111 01gg: 11 xmmreg1 xmmreg2   |
| xmmreg with memory                                   | 0110 0110:0000 1111:0111 01gg: mod xmmreg r/m       |
| <b>PCMPGT—Packed Compare Greater (signed)</b>        |   |
| xmmreg1 with xmmreg2                                 | 0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2   |
| xmmreg with memory                                   | 0110 0110:0000 1111:0110 01gg: mod xmmreg r/m       |
| <b>PEXTRW—Extract Word</b>                           |   |
| xmmreg to reg32, imm8                                | 0110 0110:0000 1111:1100 0101:11 r32 xmmreg: imm8   |
| <b>PINSRW—Insert Word</b>                            |   |
| reg32 to xmmreg, imm8                                | 0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8   |
| m16 to xmmreg, imm8                                  | 0110 0110:0000 1111:1100 0100: mod xmmreg r/m: imm8 |
| <b>PMADDWD—Packed Multiply Add</b>                   |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2   |
| memory to xmmreg                                     | 0110 0110:0000 1111:1111 0101: mod xmmreg r/m       |
| <b>PMAXSW—Maximum of Packed Signed Word Integers</b> |   |
| xmmreg2 to xmmreg1                                   | 0110 0110:0000 1111:1110 1110:11 xmmreg1 xmmreg2    |
| mem to xmmreg  | 01100110:00001111:11101110: mod xmmreg r/m          |

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

| Instruction and Format   | Encoding   |
|--|--|
| <b>PMAXB—Maximum of Packed Unsigned Byte Integers</b>            |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:1101 1110: mod xmmreg r/m          |
| <b>PMINSW—Minimum of Packed Signed Word Integers</b>             |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1110 1010:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:1110 1010: mod xmmreg r/m          |
| <b>PMINUB—Minimum of Packed Unsigned Byte Integers</b>           |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1101 1010:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:1101 1010 mod xmmreg r/m           |
| <b>PMOVBMSKB—Move Byte Mask To Integer</b>                       |  |
| xmmreg to reg32  | 0110 0110:0000 1111:1101 0111:11 r32 xmmreg            |
| <b>PMULHUW—Packed multiplication, store high word (unsigned)</b> |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1110 0100: 11 xmmreg1 xmmreg2      |
| memory to xmmreg   | 0110 0110:0000 1111:1110 0100: mod xmmreg r/m          |
| <b>PMULHW—Packed Multiplication, store high word</b>             |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1110 0101: 11 xmmreg1 xmmreg2      |
| memory to xmmreg   | 0110 0110:0000 1111:1110 0101: mod xmmreg r/m          |
| <b>PMULLW—Packed Multiplication, store low word</b>              |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1101 0101: 11 xmmreg1 xmmreg2      |
| memory to xmmreg   | 0110 0110:0000 1111:1101 0101: mod xmmreg r/m          |
| <b>PMULUDQ—Multiply Packed Unsigned Doubleword Integers</b>      |  |
| mmreg2 to mmreg1   | 0000 1111:1111 0100:11 mmreg1 mmreg2                   |
| mem to mmreg   | 0000 1111:1111 0100: mod mmreg r/m                     |
| xmmreg2 to xmmreg1   | 0110 0110:00001111:1111 0100:11 xmmreg1 xmmreg2        |
| mem to xmmreg  | 0110 0110:00001111:1111 0100: mod xmmreg r/m           |
| <b>POR—Bitwise Or</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1110 1011: 11 xmmreg1 xmmreg2      |
| memory to xmmreg   | 0110 0110:0000 1111:1110 1011: mod xmmreg r/m          |
| <b>PSADB—Compute Sum of Absolute Differences</b>                 |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1111 0110:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:1111 0110: mod xmmreg r/m          |
| <b>PSHUFLW—Shuffle Packed Low Words</b>                          |  |
| xmmreg2 to xmmreg1, imm8   | 1111 0010:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8  | 1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8  |
| <b>PSHUFW—Shuffle Packed High Words</b>                          |  |
| xmmreg2 to xmmreg1, imm8   | 1111 0011:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8  | 1111 0011:0000 1111:0111 0000: mod xmmreg r/m: imm8    |
| <b>PSHUFD—Shuffle Packed Doublewords</b>                         |  |



Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

| Instruction and Format                              | Encoding   |
|---|--|
| xmmreg2 to xmmreg1, imm8                            | 0110 0110:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 |
| mem to xmmreg, imm8                                 | 0110 0110:0000 1111:0111 0000: mod xmmreg r/m: imm8    |
| <b>PSLLDQ—Shift Double Quadword Left Logical</b>    |  |
| xmmreg, imm8  | 0110 0110:0000 1111:0111 0011:11 111 xmmreg: imm8      |
| <b>PSLL—Packed Shift Left Logical</b>               |  |
| xmmreg1 by xmmreg2                                  | 0110 0110:0000 1111:1111 00gg: 11 xmmreg1 xmmreg2      |
| xmmreg by memory                                    | 0110 0110:0000 1111:1111 00gg: mod xmmreg r/m          |
| xmmreg by immediate                                 | 0110 0110:0000 1111:0111 00gg: 11 110 xmmreg: imm8     |
| <b>PSRA—Packed Shift Right Arithmetic</b>           |  |
| xmmreg1 by xmmreg2                                  | 0110 0110:0000 1111:1110 00gg: 11 xmmreg1 xmmreg2      |
| xmmreg by memory                                    | 0110 0110:0000 1111:1110 00gg: mod xmmreg r/m          |
| xmmreg by immediate                                 | 0110 0110:0000 1111:0111 00gg: 11 100 xmmreg: imm8     |
| <b>PSRLDQ—Shift Double Quadword Right Logical</b>   |  |
| xmmreg, imm8  | 0110 0110:0000 1111:0111 0011:11 011 xmmreg: imm8      |
| <b>PSRL—Packed Shift Right Logical</b>              |  |
| xmmreg1 by xmmreg2                                  | 0110 0110:0000 1111:1101 00gg: 11 xmmreg1 xmmreg2      |
| xmmreg by memory                                    | 0110 0110:0000 1111:1101 00gg: mod xmmreg r/m          |
| xmmreg by immediate                                 | 0110 0110:0000 1111:0111 00gg: 11 010 xmmreg: imm8     |
| <b>PSUBQ—Subtract Packed Quadword Integers</b>      |  |
| mmreg2 to mmreg1                                    | 0000 1111:1111 011:11 mmreg1 mmreg2                    |
| mem to mmreg  | 0000 1111:1111 1011: mod mmreg r/m                     |
| xmmreg2 to xmmreg1                                  | 0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2       |
| mem to xmmreg                                       | 0110 0110:0000 1111:1111 1011: mod xmmreg r/m          |
| <b>PSUB—Subtract With Wrap-around</b>               |  |
| xmmreg2 from xmmreg1                                | 0110 0110:0000 1111:1111 10gg: 11 xmmreg1 xmmreg2      |
| memory from xmmreg                                  | 0110 0110:0000 1111:1111 10gg: mod xmmreg r/m          |
| <b>PSUBS—Subtract Signed With Saturation</b>        |  |
| xmmreg2 from xmmreg1                                | 0110 0110:0000 1111:1110 10gg: 11 xmmreg1 xmmreg2      |
| memory from xmmreg                                  | 0110 0110:0000 1111:1110 10gg: mod xmmreg r/m          |
| <b>PSUBUS—Subtract Unsigned With Saturation</b>     |  |
| xmmreg2 from xmmreg1                                | 0000 1111:1101 10gg: 11 xmmreg1 xmmreg2                |
| memory from xmmreg                                  | 0000 1111:1101 10gg: mod xmmreg r/m                    |
| <b>PUNPCKH—Unpack High Data To Next Larger Type</b> |  |
| xmmreg2 to xmmreg1                                  | 0110 0110:0000 1111:0110 10gg:11 xmmreg1 xmmreg2       |
| mem to xmmreg                                       | 0110 0110:0000 1111:0110 10gg: mod xmmreg r/m          |
| <b>PUNPCKHQDQ—Unpack High Data</b>                  |  |
| xmmreg2 to xmmreg1                                  | 0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2       |
| mem to xmmreg                                       | 0110 0110:0000 1111:0110 1101: mod xmmreg r/m          |

**Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)**

| Instruction and Format                             | Encoding  |
|--|---|
| <b>PUNPCKL—Unpack Low Data To Next Larger Type</b> |   |
| xmmreg2 to xmmreg1                                 | 0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2  |
| mem to xmmreg                                      | 0110 0110:0000 1111:0110 00gg: mod xmmreg r/m     |
| <b>PUNPCKLQDQ—Unpack Low Data</b>                  |   |
| xmmreg2 to xmmreg1                                 | 0110 0110:0000 1111:0110 1100:11 xmmreg1 xmmreg2  |
| mem to xmmreg                                      | 0110 0110:0000 1111:0110 1100: mod xmmreg r/m     |
| <b>PXOR—Bitwise Xor</b>                            |   |
| xmmreg2 to xmmreg1                                 | 0110 0110:0000 1111:1110 1111: 11 xmmreg1 xmmreg2 |
| memory to xmmreg                                   | 0110 0110:0000 1111:1110 1111: mod xmmreg r/m     |

**Table B-28. Format and Encoding of SSE2 Cacheability Instructions**

| Instruction and Format   | Encoding   |
|--|--|
| <b>MASKMOVDQU—Store Selected Bytes of Double Quadword</b>                                  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2 |
| <b>CLFLUSH—Flush Cache Line</b>  |  |
| mem  | 0000 1111:1010 1110: mod 111 r/m                 |
| <b>MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</b> |  |
| xmmreg to mem  | 0110 0110:0000 1111:0010 1011: mod xmmreg r/m    |
| <b>MOVNTDQ—Store Double Quadword Using Non-Temporal Hint</b>                               |  |
| xmmreg to mem  | 0110 0110:0000 1111:1110 0111: mod xmmreg r/m    |
| <b>MOVNTI—Store Doubleword Using Non-Temporal Hint</b>                                     |  |
| reg to mem   | 0000 1111:1100 0011: mod reg r/m                 |
| <b>PAUSE—Spin Loop Hint</b>  | 1111 0011:1001 0000                              |
| <b>LFENCE—Load Fence</b>   | 0000 1111:1010 1110: 11 101 000                  |
| <b>MFENCE—Memory Fence</b>   | 0000 1111:1010 1110: 11 110 000                  |

## B.10 SSE3 FORMATS AND ENCODINGS TABLE

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.13.

**Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions**

| Instruction and Format   | Encoding                                      |
|--|---|
| <b>ADDSD—Add /Sub packed DP FP numbers from XMM2/Mem to XMM1</b>     |   |
| xmmreg2 to xmmreg1   | 01100110:00001111:11010000:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 01100110:00001111:11010000: mod xmmreg r/m    |
| <b>ADDSS—Add /Sub packed SP FP numbers from XMM2/Mem to XMM1</b>     |   |
| xmmreg2 to xmmreg1   | 11110010:00001111:11010000:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 11110010:00001111:11010000: mod xmmreg r/m    |
| <b>HADDSD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1</b> |   |
| xmmreg2 to xmmreg1   | 01100110:00001111:01111100:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 01100110:00001111:01111100: mod xmmreg r/m    |
| <b>HADDSS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1</b> |   |
| xmmreg2 to xmmreg1   | 11110010:00001111:01111100:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 11110010:00001111:01111100: mod xmmreg r/m    |
| <b>HSUBSD—Sub horizontally packed DP FP numbers XMM2/Mem to XMM1</b> |   |
| xmmreg2 to xmmreg1   | 01100110:00001111:01111101:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 01100110:00001111:01111101: mod xmmreg r/m    |
| <b>HSUBSS—Sub horizontally packed SP FP numbers XMM2/Mem to XMM1</b> |   |
| xmmreg2 to xmmreg1   | 11110010:00001111:01111101:11 xmmreg1 xmmreg2 |
| mem to xmmreg  | 11110010:00001111:01111101: mod xmmreg r/m    |

**Table B-30. Formats and Encodings for SSE3 Event Management Instructions**

| Instruction and Format   | Encoding                         |
|--|----------------------------------|
| <b>MONITOR—Set up a linear address range to be monitored by hardware</b>                                 |                                  |
| eax, ecx, edx  | 0000 1111 : 0000 0001:11 001 000 |
| <b>MWAIT—Wait until write-back store performed within the range specified by the instruction MONITOR</b> |                                  |
| eax, ecx   | 0000 1111 : 0000 0001:11 001 001 |

**Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions**

| Instruction and Format                         | Encoding                             |
|--|--------------------------------------|
| <b>FISTTP—Store ST in int16 (chop) and pop</b> |                                      |
| m16int   | 11011 111 : mod <sup>A</sup> 001 r/m |
| <b>FISTTP—Store ST in int32 (chop) and pop</b> |                                      |
| m32int   | 11011 011 : mod <sup>A</sup> 001 r/m |
| <b>FISTTP—Store ST in int64 (chop) and pop</b> |                                      |

**Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions (Contd.)**

| Instruction and Format  | Encoding  |
|---|---|
| m64int  | 11011 101 : mod <sup>A</sup> 001 r/m                    |
| <b>LDDQU—Load unaligned integer 128-bit</b>   |   |
| xmm, m128   | 11110010:00001111:11110000: mod <sup>A</sup> xmmreg r/m |
| <b>MOVDDUP—Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate</b>      |   |
| xmmreg2 to xmmreg1  | 11110010:00001111:00010010:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 11110010:00001111:00010010: mod xmmreg r/m              |
| <b>MOVSHDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate high</b> |   |
| xmmreg2 to xmmreg1  | 11110011:00001111:00010110:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 11110011:00001111:00010110: mod xmmreg r/m              |
| <b>MOVSLDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate low</b>  |   |
| xmmreg2 to xmmreg1  | 11110011:00001111:00010010:11 xmmreg1 xmmreg2           |
| mem to xmmreg   | 11110011:00001111:00010010: mod xmmreg r/m              |

## B.11 SSSE3 FORMATS AND ENCODING TABLE

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix (66H) as part of the three-byte opcode. These prefixes are included in the table below.

**Table B-32. Formats and Encodings for SSSE3 Instructions**

| Instruction and Format                          | Encoding   |
|---|--|
| <b>PABSB—Packed Absolute Value Bytes</b>        |  |
| mmreg2 to mmreg1                                | 0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2                |
| mem to mmreg                                    | 0000 1111:0011 1000: 0001 1100: mod mmreg r/m                  |
| xmmreg2 to xmmreg1                              | 0110 0110:0000 1111:0011 1000: 0001 1100:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg                                   | 0110 0110:0000 1111:0011 1000: 0001 1100: mod xmmreg r/m       |
| <b>PABSD—Packed Absolute Value Double Words</b> |  |
| mmreg2 to mmreg1                                | 0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2                |
| mem to mmreg                                    | 0000 1111:0011 1000: 0001 1110: mod mmreg r/m                  |
| xmmreg2 to xmmreg1                              | 0110 0110:0000 1111:0011 1000: 0001 1110:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg                                   | 0110 0110:0000 1111:0011 1000: 0001 1110: mod xmmreg r/m       |
| <b>PABSW—Packed Absolute Value Words</b>        |  |
| mmreg2 to mmreg1                                | 0000 1111:0011 1000: 0001 1101:11 mmreg1 mmreg2                |
| mem to mmreg                                    | 0000 1111:0011 1000: 0001 1101: mod mmreg r/m                  |
| xmmreg2 to xmmreg1                              | 0110 0110:0000 1111:0011 1000: 0001 1101:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg                                   | 0110 0110:0000 1111:0011 1000: 0001 1101: mod xmmreg r/m       |
| <b>PALIGNR—Packed Align Right</b>               |  |
| mmreg2 to mmreg1, imm8                          | 0000 1111:0011 1010: 0000 1111:11 mmreg1 mmreg2: imm8          |

Table B-32. Formats and Encodings for SSE3 Instructions (Contd.)

| Instruction and Format                                 | Encoding   |
|--|--|
| mem to mmreg, imm8                                     | 0000 1111:0011 1010: 0000 1111: mod mmreg r/m: imm8                  |
| xmmreg2 to xmmreg1, imm8                               | 0110 0110:0000 1111:0011 1010: 0000 1111:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8                                    | 0110 0110:0000 1111:0011 1010: 0000 1111: mod xmmreg r/m:<br>imm8    |
| <b>PHADDD—Packed Horizontal Add Double Words</b>       |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0010:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0010: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0010:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0010: mod xmmreg r/m             |
| <b>PHADDSW—Packed Horizontal Add and Saturate</b>      |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0011:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0011: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0011:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0011: mod xmmreg r/m             |
| <b>PHADDW—Packed Horizontal Add Words</b>              |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0001:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0001: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0001:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0001: mod xmmreg r/m             |
| <b>PHSUBD—Packed Horizontal Subtract Double Words</b>  |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0110:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0110: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0110:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0110: mod xmmreg r/m             |
| <b>PHSUBSW—Packed Horizontal Subtract and Saturate</b> |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0111:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0111: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0111:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0111: mod xmmreg r/m             |
| <b>PHSUBW—Packed Horizontal Subtract Words</b>         |  |
| mmreg2 to mmreg1                                       | 0000 1111:0011 1000: 0000 0101:11 mmreg1 mmreg2                      |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0101: mod mmreg r/m                        |
| xmmreg2 to xmmreg1                                     | 0110 0110:0000 1111:0011 1000: 0000 0101:11 xmmreg1<br>xmmreg2       |

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

| Instruction and Format   | Encoding   |
|--|--|
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0101: mod xmmreg r/m       |
| <b>PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes</b> |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 0100:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0100: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 0100:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0100: mod xmmreg r/m       |
| <b>PMULHRSW—Packed Multiply Hlgn with Round and Scale</b>          |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 1011: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 1011: mod xmmreg r/m       |
| <b>PSHUFB—Packed Shuffle Bytes</b>                                 |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 0000: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 0000: mod xmmreg r/m       |
| <b>PSIGNB—Packed Sign Bytes</b>                                    |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 1000:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 1000: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 1000:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 1000: mod xmmreg r/m       |
| <b>PSIGND—Packed Sign Double Words</b>                             |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 1010: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 1010: mod xmmreg r/m       |
| <b>PSIGNW—Packed Sign Words</b>                                    |  |
| mmreg2 to mmreg1   | 0000 1111:0011 1000: 0000 1001:11 mmreg1 mmreg2                |
| mem to mmreg   | 0000 1111:0011 1000: 0000 1001: mod mmreg r/m                  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0000 1001:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0000 1001: mod xmmreg r/m       |

## B.12 AESNI AND PCLMULQDQ INSTRUCTION FORMATS AND ENCODINGS

Table B-33 shows the formats and encodings for AESNI and PCLMULQDQ instructions.

**Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions**

| Instruction and Format   | Encoding  |
|--|---|
| <b>AESDEC—Perform One Round of an AES Decryption Flow</b>      |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000:1101 1110:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000:1101 1110: mod xmmreg r/m             |
| <b>AESDECLAST—Perform Last Round of an AES Decryption Flow</b> |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000:1101 1111:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000:1101 1111: mod xmmreg r/m             |
| <b>AESENC—Perform One Round of an AES Encryption Flow</b>      |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000:1101 1100:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000:1101 1100: mod xmmreg r/m             |
| <b>AESENCLAST—Perform Last Round of an AES Encryption Flow</b> |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000:1101 1101:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000:1101 1101: mod xmmreg r/m             |
| <b>AESIMC—Perform the AES InvMixColumn Transformation</b>      |   |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000:1101 1011:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000:1101 1011: mod xmmreg r/m             |
| <b>AESKEYGENASSIST—AES Round Key Generation Assist</b>         |   |
| xmmreg2 to xmmreg1, imm8                                       | 0110 0110:0000 1111:0011 1010:1101 1111:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:0011 1010:1101 1111: mod xmmreg r/m:<br>imm8    |
| <b>PCLMULQDQ—Carry-Less Multiplication Quadword</b>            |   |
| xmmreg2 to xmmreg1, imm8                                       | 0110 0110:0000 1111:0011 1010:0100 0100:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:0011 1010:0100 0100: mod xmmreg r/m:<br>imm8    |

## B.13 SPECIAL ENCODINGS FOR 64-BIT MODE

The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

**Table B-34. Special Case Instructions Promoted Using REX.W**

| Instruction and Format         | Encoding |
|--------------------------------|----------|
| <b>CMOVcc—Conditional Move</b> |          |

**Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)**

| Instruction and Format   | Encoding   |
|--|--|
| register2 to register1   | 0100 0ROB 0000 1111: 0100 ttn: 11 reg1 reg2                |
| qwordregister2 to qwordregister1   | 0100 1ROB 0000 1111: 0100 ttn: 11 qwordreg1 qwordreg2      |
| memory to register   | 0100 0RXB 0000 1111 : 0100 ttn: mod reg r/m                |
| memory64 to qwordregister  | 0100 1RXB 0000 1111 : 0100 ttn: mod qwordreg r/m           |
| <b>CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</b>                 |  |
| xmmreg to r32  | 0100 0ROB 1111 0010:0000 1111:0010 1101:11 r32<br>xmmreg   |
| xmmreg to r64  | 0100 1ROB 1111 0010:0000 1111:0010 1101:11 r64<br>xmmreg   |
| mem64 to r32   | 0100 0RXB 1111 0010:0000 1111:0010 1101: mod r32 r/m       |
| mem64 to r64   | 0100 1RXB 1111 0010:0000 1111:0010 1101: mod r64 r/m       |
| <b>CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</b>                 |  |
| r32 to xmmreg1   | 0100 0ROB 1111 0011:0000 1111:0010 1010:11 xmmreg<br>r32   |
| r64 to xmmreg1   | 0100 1ROB 1111 0011:0000 1111:0010 1010:11 xmmreg<br>r64   |
| mem to xmmreg  | 0100 0RXB 1111 0011:0000 1111:0010 1010: mod xmmreg<br>r/m |
| mem64 to xmmreg  | 0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg<br>r/m |
| <b>CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</b>                 |  |
| r32 to xmmreg1   | 0100 0ROB 1111 0010:0000 1111:0010 1010:11 xmmreg<br>r32   |
| r64 to xmmreg1   | 0100 1ROB 1111 0010:0000 1111:0010 1010:11 xmmreg<br>r64   |
| mem to xmmreg  | 0100 0RXB 1111 0010:0000 1111:00101 010: mod xmmreg<br>r/m |
| mem64 to xmmreg  | 0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg<br>r/m |
| <b>CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</b>                 |  |
| xmmreg to r32  | 0100 0ROB 1111 0011:0000 1111:0010 1101:11 r32<br>xmmreg   |
| xmmreg to r64  | 0100 1ROB 1111 0011:0000 1111:0010 1101:11 r64<br>xmmreg   |
| mem to r32   | 0100 0RXB 11110011:00001111:00101101: mod r32 r/m          |
| mem32 to r64   | 0100 1RXB 1111 0011:0000 1111:0010 1101: mod r64 r/m       |
| <b>CVTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer</b> |  |
| xmmreg to r32  | 0100 0ROB 11110010:00001111:00101100:11 r32 xmmreg         |
| xmmreg to r64  | 0100 1ROB 1111 0010:0000 1111:0010 1100:11 r64<br>xmmreg   |
| mem64 to r32   | 0100 0RXB 1111 0010:0000 1111:0010 1100: mod r32 r/m       |
| mem64 to r64   | 0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m       |



Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

| Instruction and Format  | Encoding  |
|---|---|
| <b>CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer</b> |   |
| xmmreg to r32   | 0100 0R0B 1111 0011:0000 1111:0010 1100:11 r32<br>xmmreg1       |
| xmmreg to r64   | 0100 1R0B 1111 0011:0000 1111:0010 1100:11 r64<br>xmmreg1       |
| mem to r32  | 0100 0RXB 1111 0011:0000 1111:0010 1100: mod r32 r/m            |
| mem32 to r64  | 0100 1RXB 1111 0011:0000 1111:0010 1100: mod r64 r/m            |
| <b>MOVD/MOVQ—Move doubleword</b>  |   |
| reg to mmxreg   | 0100 0R0B 0000 1111:0110 1110: 11 mmxreg reg                    |
| qwordreg to mmxreg  | 0100 1R0B 0000 1111:0110 1110: 11 mmxreg qwordreg               |
| reg from mmxreg   | 0100 0R0B 0000 1111:0111 1110: 11 mmxreg reg                    |
| qwordreg from mmxreg  | 0100 1R0B 0000 1111:0111 1110: 11 mmxreg qwordreg               |
| mem to mmxreg   | 0100 0RXB 0000 1111:0110 1110: mod mmxreg r/m                   |
| mem64 to mmxreg   | 0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m                   |
| mem from mmxreg   | 0100 0RXB 0000 1111:0111 1110: mod mmxreg r/m                   |
| mem64 from mmxreg   | 0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m                   |
| mmxreg with memory  | 0100 0RXB 0000 1111:0110 01gg: mod mmxreg r/m                   |
| <b>MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</b>                                    |   |
| xmmreg to r32   | 0100 0R0B 0000 1111:0101 0000:11 r32 xmmreg                     |
| xmmreg to r64   | 0100 1R0B 0000 1111:0101 0000:11 r64 xmmreg                     |
| <b>PEXTRW—Extract Word</b>  |   |
| mmreg to reg32, imm8  | 0100 0R0B 0000 1111:1100 0101:11 r32 mmreg: imm8                |
| mmreg to reg64, imm8  | 0100 1R0B 0000 1111:1100 0101:11 r64 mmreg: imm8                |
| xmmreg to reg32, imm8   | 0100 0R0B 0110 0110 0000 1111:1100 0101:11 r32<br>xmmreg: imm8  |
| xmmreg to reg64, imm8   | 0100 1R0B 0110 0110 0000 1111:1100 0101:11 r64<br>xmmreg: imm8  |
| <b>PINSRW—Insert Word</b>   |   |
| reg32 to mmreg, imm8  | 0100 0R0B 0000 1111:1100 0100:11 mmreg r32: imm8                |
| reg64 to mmreg, imm8  | 0100 1R0B 0000 1111:1100 0100:11 mmreg r64: imm8                |
| m16 to mmreg, imm8  | 0100 0R0B 0000 1111:1100 0100 mod mmreg r/m: imm8               |
| m16 to mmreg, imm8  | 0100 1RXB 0000 1111:1100 0100 mod mmreg r/m: imm8               |
| reg32 to xmmreg, imm8   | 0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg<br>r32: imm8  |
| reg64 to xmmreg, imm8   | 0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg<br>r64: imm8  |
| m16 to xmmreg, imm8   | 0100 0RXB 0110 0110 0000 1111:1100 0100 mod xmmreg<br>r/m: imm8 |
| m16 to xmmreg, imm8   | 0100 1RXB 0110 0110 0000 1111:1100 0100 mod xmmreg<br>r/m: imm8 |
| <b>PMOVBMSKB—Move Byte Mask To Integer</b>  |   |

**Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)**

| Instruction and Format | Encoding  |
|------------------------|---|
| mmreg to reg32         | 0100 0RXB 0000 1111:1101 0111:11 r32 mmreg            |
| mmreg to reg64         | 0100 1R0B 0000 1111:1101 0111:11 r64 mmreg            |
| xmmreg to reg32        | 0100 0RXB 0110 0110 0000 1111:1101 0111:11 r32 xmmreg |
| xmmreg to reg64        | 0110 0110 0000 1111:1101 0111:11 r64 xmmreg           |

## B.14 SSE4.1 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.1 formats and encodings. Some SSE4.1 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables.

In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

**Table B-35. Encodings of SSE4.1 instructions**

| Instruction and Format  | Encoding   |
|---|--|
| <b>BLENDDP — Blend Packed Double-Precision Floats</b>           |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1010: 0000 1101:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1010: 0000 1101: mod xmmreg r/m             |
| <b>BLENDPS — Blend Packed Single-Precision Floats</b>           |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1010: 0000 1100:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1010: 0000 1100: mod xmmreg r/m             |
| <b>BLENDVPD — Variable Blend Packed Double-Precision Floats</b> |  |
| xmmreg2 to xmmreg1 <xmm0>                                       | 0110 0110:0000 1111:0011 1000: 0001 0101:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg <xmm0>  | 0110 0110:0000 1111:0011 1000: 0001 0101: mod xmmreg r/m             |
| <b>BLENDVPS — Variable Blend Packed Single-Precision Floats</b> |  |
| xmmreg2 to xmmreg1 <xmm0>                                       | 0110 0110:0000 1111:0011 1000: 0001 0100:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg <xmm0>  | 0110 0110:0000 1111:0011 1000: 0001 0100: mod xmmreg r/m             |
| <b>DPPD — Packed Double-Precision Dot Products</b>              |  |
| xmmreg2 to xmmreg1, imm8  | 0110 0110:0000 1111:0011 1010: 0100 0001:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8   | 0110 0110:0000 1111:0011 1010: 0100 0001: mod xmmreg r/m:<br>imm8    |
| <b>DPPS — Packed Single-Precision Dot Products</b>              |  |
| xmmreg2 to xmmreg1, imm8  | 0110 0110:0000 1111:0011 1010: 0100 0000:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8   | 0110 0110:0000 1111:0011 1010: 0100 0000: mod xmmreg r/m:<br>imm8    |
| <b>EXTRACTPS — Extract From Packed Single-Precision Floats</b>  |  |
| reg from xmmreg, imm8   | 0110 0110:0000 1111:0011 1010: 0001 0111:11 xmmreg reg:<br>imm8      |

Table B-35. Encodings of SSE4.1 instructions

| Instruction and Format                                       | Encoding   |
|--|--|
| mem from xmmreg , imm8                                       | 0110 0110:0000 1111:0011 1010: 0001 0111: mod xmmreg r/m: imm8       |
| <b>INSERTPS — Insert Into Packed Single-Precision Floats</b> |  |
| xmmreg2 to xmmreg1, imm8                                     | 0110 0110:0000 1111:0011 1010: 0010 0001:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:0011 1010: 0010 0001: mod xmmreg r/m: imm8       |
| <b>MOVNTDQA — Load Double Quadword Non-temporal Aligned</b>  |  |
| m128 to xmmreg   | 0110 0110:0000 1111:0011 1000: 0010 1010:11 r/m xmmreg2              |
| <b>MPSADBW — Multiple Packed Sums of Absolute Difference</b> |  |
| xmmreg2 to xmmreg1, imm8                                     | 0110 0110:0000 1111:0011 1010: 0100 0010:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:0011 1010: 0100 0010: mod xmmreg r/m: imm8       |
| <b>PACKUSDW — Pack with Unsigned Saturation</b>              |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 1011:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 1011: mod xmmreg r/m             |
| <b>PBLENDVB — Variable Blend Packed Bytes</b>                |  |
| xmmreg2 to xmmreg1 <xmm0>                                    | 0110 0110:0000 1111:0011 1000: 0001 0000:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg <xmm0>   | 0110 0110:0000 1111:0011 1000: 0001 0000: mod xmmreg r/m             |
| <b>PBLENDW — Blend Packed Words</b>                          |  |
| xmmreg2 to xmmreg1, imm8                                     | 0110 0110:0000 1111:0011 1010: 0001 1110:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8  | 0110 0110:0000 1111:0011 1010: 0001 1110: mod xmmreg r/m: imm8       |
| <b>PCMPEQQ — Compare Packed Qword Data of Equal</b>          |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 1001:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 1001: mod xmmreg r/m             |
| <b>PEXTRB — Extract Byte</b>                                 |  |
| reg from xmmreg , imm8                                       | 0110 0110:0000 1111:0011 1010: 0001 0100:11 xmmreg reg: imm8         |
| xmmreg to mem, imm8  | 0110 0110:0000 1111:0011 1010: 0001 0100: mod xmmreg r/m: imm8       |
| <b>PEXTRD — Extract DWord</b>                                |  |
| reg from xmmreg, imm8  | 0110 0110:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8         |
| xmmreg to mem, imm8  | 0110 0110:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8       |

Table B-35. Encodings of SSE4.1 instructions

| Instruction and Format                                    | Encoding   |
|---|--|
| <b>PEXTRQ — Extract QWord</b>                             |  |
| r64 from xmmreg, imm8                                     | 0110 0110:REX.W:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8   |
| m64 from xmmreg, imm8                                     | 0110 0110:REX.W:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8 |
| <b>PEXTRW — Extract Word</b>                              |  |
| reg from xmmreg, imm8                                     | 0110 0110:0000 1111:0011 1010: 0001 0101:11 reg xmmreg: imm8         |
| mem from xmmreg, imm8                                     | 0110 0110:0000 1111:0011 1010: 0001 0101: mod xmmreg r/m: imm8       |
| <b>PHMINPOSUW — Packed Horizontal Word Minimum</b>        |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0100 0001:11 xmmreg1 xmmreg2          |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0100 0001: mod xmmreg r/m             |
| <b>PINSRB — Extract Byte</b>                              |  |
| reg to xmmreg, imm8                                       | 0110 0110:0000 1111:0011 1010: 0010 0000:11 xmmreg reg: imm8         |
| mem to xmmreg, imm8                                       | 0110 0110:0000 1111:0011 1010: 0010 0000: mod xmmreg r/m: imm8       |
| <b>PINSRD — Extract DWord</b>                             |  |
| reg to xmmreg, imm8                                       | 0110 0110:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8         |
| mem to xmmreg, imm8                                       | 0110 0110:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8       |
| <b>PINSRQ — Extract QWord</b>                             |  |
| r64 to xmmreg, imm8                                       | 0110 0110:REX.W:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8   |
| m64 to xmmreg, imm8                                       | 0110 0110:REX.W:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8 |
| <b>PMASB — Maximum of Packed Signed Byte Integers</b>     |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 1100:11 xmmreg1 xmmreg2          |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 1100: mod xmmreg r/m             |
| <b>PMASD — Maximum of Packed Signed Dword Integers</b>    |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 1101:11 xmmreg1 xmmreg2          |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 1101: mod xmmreg r/m             |
| <b>PMASUD — Maximum of Packed Unsigned Dword Integers</b> |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 1111:11 xmmreg1 xmmreg2          |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 1111: mod xmmreg r/m             |
| <b>PMASUW — Maximum of Packed Unsigned Word Integers</b>  |  |

Table B-35. Encodings of SSE4.1 instructions

| Instruction and Format                                     | Encoding   |
|--|--|
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0011 1110:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 1110: mod xmmreg r/m       |
| <b>PMINSB — Minimum of Packed Signed Byte Integers</b>     |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0011 1000:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 1000: mod xmmreg r/m       |
| <b>PMINSD — Minimum of Packed Signed Dword Integers</b>    |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0011 1001:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 1001: mod xmmreg r/m       |
| <b>PMINUD — Minimum of Packed Unsigned Dword Integers</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0011 1011:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 1011: mod xmmreg r/m       |
| <b>PMINUW — Minimum of Packed Unsigned Word Integers</b>   |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0011 1010:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 1010: mod xmmreg r/m       |
| <b>PMOVSXBD — Packed Move Sign Extend - Byte to Dword</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0001:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 0001: mod xmmreg r/m       |
| <b>PMOVSXBQ — Packed Move Sign Extend - Byte to Qword</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0010:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 0010: mod xmmreg r/m       |
| <b>PMOVSXBW — Packed Move Sign Extend - Byte to Word</b>   |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0000:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 0000: mod xmmreg r/m       |
| <b>PMOVSXWD — Packed Move Sign Extend - Word to Dword</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0011:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 0011: mod xmmreg r/m       |
| <b>PMOVSXWQ — Packed Move Sign Extend - Word to Qword</b>  |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0100:11 xmmreg1<br>xmmreg2 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0010 0100: mod xmmreg r/m       |
| <b>PMOVSXDQ — Packed Move Sign Extend - Dword to Qword</b> |  |
| xmmreg2 to xmmreg1   | 0110 0110:0000 1111:0011 1000: 0010 0101:11 xmmreg1<br>xmmreg2 |

Table B-35. Encodings of SSE4.1 instructions

| Instruction and Format  | Encoding   |
|---|--|
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0010 0101: mod xmmreg r/m             |
| <b>PMOVZXBQ — Packed Move Zero Extend - Byte to Qword</b>               |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 0001:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0001: mod xmmreg r/m             |
| <b>PMOVZXBW — Packed Move Zero Extend - Byte to Word</b>                |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 0010:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0010: mod xmmreg r/m             |
| <b>PMOVZXWD — Packed Move Zero Extend - Word to Dword</b>               |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 0011:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0011: mod xmmreg r/m             |
| <b>PMOVZXWQ — Packed Move Zero Extend - Word to Qword</b>               |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 0100:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0100: mod xmmreg r/m             |
| <b>PMOVZXDQ — Packed Move Zero Extend - Dword to Qword</b>              |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0011 0101:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0101: mod xmmreg r/m             |
| <b>PMULDQ — Multiply Packed Signed Dword Integers</b>                   |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0010 1000:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0010 1000: mod xmmreg r/m             |
| <b>PMULLD — Multiply Packed Signed Dword Integers, Store low Result</b> |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0100 0000:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0100 0000: mod xmmreg r/m             |
| <b>PTEST — Logical Compare</b>  |  |
| xmmreg2 to xmmreg1  | 0110 0110:0000 1111:0011 1000: 0001 0111:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg   | 0110 0110:0000 1111:0011 1000: 0001 0111: mod xmmreg r/m             |
| <b>ROUNDPD — Round Packed Double-Precision Values</b>                   |  |
| xmmreg2 to xmmreg1, imm8  | 0110 0110:0000 1111:0011 1010: 0000 1001:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8   | 0110 0110:0000 1111:0011 1010: 0000 1001: mod xmmreg r/m:<br>imm8    |

Table B-35. Encodings of SSE4.1 instructions

| Instruction and Format                                | Encoding   |
|---|--|
| <b>ROUNDPS — Round Packed Single-Precision Values</b> |  |
| xmmreg2 to xmmreg1, imm8                              | 0110 0110:0000 1111:0011 1010: 0000 1000:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8                                   | 0110 0110:0000 1111:0011 1010: 0000 1000: mod xmmreg r/m:<br>imm8    |
| <b>ROUNDSD — Round Scalar Double-Precision Value</b>  |  |
| xmmreg2 to xmmreg1, imm8                              | 0110 0110:0000 1111:0011 1010: 0000 1011:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8                                   | 0110 0110:0000 1111:0011 1010: 0000 1011: mod xmmreg r/m:<br>imm8    |
| <b>ROUNDSS — Round Scalar Single-Precision Value</b>  |  |
| xmmreg2 to xmmreg1, imm8                              | 0110 0110:0000 1111:0011 1010: 0000 1010:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg, imm8                                   | 0110 0110:0000 1111:0011 1010: 0000 1010: mod xmmreg r/m:<br>imm8    |

## B.15 SSE4.2 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.2 formats and encodings. Some SSE4.2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables. In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-36. Encodings of SSE4.2 instructions

| Instruction and Format   | Encoding  |
|--|---|
| <b>CRC32 — Accumulate CRC32</b>                                  |   |
| reg2 to reg1   | 1111 0010:0000 1111:0011 1000: 1111 000w :11 reg1 reg2                  |
| mem to reg   | 1111 0010:0000 1111:0011 1000: 1111 000w : mod reg r/m                  |
| bytereg2 to reg1   | 1111 0010:0100 WROB:0000 1111:0011 1000: 1111 0000 :11<br>reg1 bytereg2 |
| m8 to reg  | 1111 0010:0100 WROB:0000 1111:0011 1000: 1111 0000 : mod<br>reg r/m     |
| qwreg2 to qwreg1   | 1111 0010:0100 1ROB:0000 1111:0011 1000: 1111 0001 :11<br>qwreg1 qwreg2 |
| mem64 to qwreg   | 1111 0010:0100 1ROB:0000 1111:0011 1000: 1111 0001 : mod<br>qwreg r/m   |
| <b>PCMPSTR — Packed Compare Explicit-Length Strings To Index</b> |   |
| xmmreg2 to xmmreg1, imm8   | 0110 0110:0000 1111:0011 1010: 0110 0001:11 xmmreg1<br>xmmreg2: imm8    |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1010: 0110 0001: mod xmmreg r/m                |
| <b>PCMPSTRM — Packed Compare Explicit-Length Strings To Mask</b> |   |
| xmmreg2 to xmmreg1, imm8   | 0110 0110:0000 1111:0011 1010: 0110 0000:11 xmmreg1<br>xmmreg2: imm8    |

Table B-36. Encodings of SSE4.2 instructions

| Instruction and Format   | Encoding   |
|--|--|
| mem to xmmreg  | 0110 0110:0000 1111:0011 1010: 0110 0000: mod xmmreg r/m             |
| <b>PCMPISTRI— Packed Compare Implicit-Length String To Index</b> |  |
| xmmreg2 to xmmreg1, imm8   | 0110 0110:0000 1111:0011 1010: 0110 0011:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1010: 0110 0011: mod xmmreg r/m             |
| <b>PCMPISTRM— Packed Compare Implicit-Length Strings To Mask</b> |  |
| xmmreg2 to xmmreg1, imm8   | 0110 0110:0000 1111:0011 1010: 0110 0010:11 xmmreg1<br>xmmreg2: imm8 |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1010: 0110 0010: mod xmmreg r/m             |
| <b>PCMPGTQ— Packed Compare Greater Than</b>                      |  |
| xmmreg to xmmreg   | 0110 0110:0000 1111:0011 1000: 0011 0111:11 xmmreg1<br>xmmreg2       |
| mem to xmmreg  | 0110 0110:0000 1111:0011 1000: 0011 0111: mod xmmreg r/m             |
| <b>POPCNT— Return Number of Bits Set to 1</b>                    |  |
| reg2 to reg1   | 1111 0011:0000 1111:1011 1000:11 reg1 reg2                           |
| mem to reg1  | 1111 0011:0000 1111:1011 1000:mod reg1 r/m                           |
| qwreg2 to qwreg1   | 1111 0011:0100 1R0B:0000 1111:1011 1000:11 reg1 reg2                 |
| mem64 to qwreg1  | 1111 0011:0100 1R0B:0000 1111:1011 1000:mod reg1 r/m                 |

B.16 AVX FORMATS AND ENCODING TABLE

The tables in this section provide AVX formats and encodings. A mixed form of bit/hex/symbolic forms are used to express the various bytes:

The C4/C5 and opcode bytes are expressed in hex notation; the first and second payload byte of VEX, the modR/M byte is expressed in combination of bit/symbolic form. The first payload byte of C4 is expressed as combination of bits and hex form, with the hex value preceded by an underscore. The VEX bit field to encode upper register 8-15 uses 1's complement form, each of those bit field is expressed as lower case notation rxb, instead of RXB.

The hybrid bit-nibble-byte form is depicted below:




Figure B-2. Hybrid Notation of VEX-Encoded Key Instruction Bytes



Table B-37. Encodings of AVX instructions

| Instruction and Format   | Encoding   |
|--|--|
| <b>VBLENDPD — Blend Packed Double-Precision Floats</b>           |  |
| xmmreg2 with xmmreg3 into xmmreg1                                | C4: rxb0_3: w xmmreg2 001:0D:11 xmmreg1 xmmreg3: imm     |
| xmmreg2 with mem to xmmreg1                                      | C4: rxb0_3: w xmmreg2 001:0D:mod xmmreg1 r/m: imm        |
| ymmreg2 with ymmreg3 into ymmreg1                                | C4: rxb0_3: w ymmreg2 101:0D:11 ymmreg1 ymmreg3: imm     |
| ymmreg2 with mem to ymmreg1                                      | C4: rxb0_3: w ymmreg2 101:0D:mod ymmreg1 r/m: imm        |
| <b>VBLENDPS — Blend Packed Single-Precision Floats</b>           |  |
| xmmreg2 with xmmreg3 into xmmreg1                                | C4: rxb0_3: w xmmreg2 001:0C:11 xmmreg1 xmmreg3: imm     |
| xmmreg2 with mem to xmmreg1                                      | C4: rxb0_3: w xmmreg2 001:0C:mod xmmreg1 r/m: imm        |
| ymmreg2 with ymmreg3 into ymmreg1                                | C4: rxb0_3: w ymmreg2 101:0C:11 ymmreg1 ymmreg3: imm     |
| ymmreg2 with mem to ymmreg1                                      | C4: rxb0_3: w ymmreg2 101:0C:mod ymmreg1 r/m: imm        |
| <b>VBLENDVPD — Variable Blend Packed Double-Precision Floats</b> |  |
| xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask          | C4: rxb0_3: 0 xmmreg2 001:4B:11 xmmreg1 xmmreg3: xmmreg4 |
| xmmreg2 with mem to xmmreg1 using xmmreg4 as mask                | C4: rxb0_3: 0 xmmreg2 001:4B:mod xmmreg1 r/m: xmmreg4    |
| ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask          | C4: rxb0_3: 0 ymmreg2 101:4B:11 ymmreg1 ymmreg3: ymmreg4 |
| ymmreg2 with mem to ymmreg1 using ymmreg4 as mask                | C4: rxb0_3: 0 ymmreg2 101:4B:mod ymmreg1 r/m: ymmreg4    |
| <b>VBLENDVPS — Variable Blend Packed Single-Precision Floats</b> |  |
| xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask          | C4: rxb0_3: 0 xmmreg2 001:4A:11 xmmreg1 xmmreg3: xmmreg4 |
| xmmreg2 with mem to xmmreg1 using xmmreg4 as mask                | C4: rxb0_3: 0 xmmreg2 001:4A:mod xmmreg1 r/m: xmmreg4    |
| ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask          | C4: rxb0_3: 0 ymmreg2 101:4A:11 ymmreg1 ymmreg3: ymmreg4 |
| ymmreg2 with mem to ymmreg1 using ymmreg4 as mask                | C4: rxb0_3: 0 ymmreg2 101:4A:mod ymmreg1 r/m: ymmreg4    |
| <b>VDPPD — Packed Double-Precision Dot Products</b>              |  |
| xmmreg2 with xmmreg3 into xmmreg1                                | C4: rxb0_3: w xmmreg2 001:41:11 xmmreg1 xmmreg3: imm     |
| xmmreg2 with mem to xmmreg1                                      | C4: rxb0_3: w xmmreg2 001:41:mod xmmreg1 r/m: imm        |
| <b>VDPPS — Packed Single-Precision Dot Products</b>              |  |
| xmmreg2 with xmmreg3 into xmmreg1                                | C4: rxb0_3: w xmmreg2 001:40:11 xmmreg1 xmmreg3: imm     |
| xmmreg2 with mem to xmmreg1                                      | C4: rxb0_3: w xmmreg2 001:40:mod xmmreg1 r/m: imm        |
| ymmreg2 with ymmreg3 into ymmreg1                                | C4: rxb0_3: w ymmreg2 101:40:11 ymmreg1 ymmreg3: imm     |
| ymmreg2 with mem to ymmreg1                                      | C4: rxb0_3: w ymmreg2 101:40:mod ymmreg1 r/m: imm        |
| <b>VEEXTRACTPS — Extract From Packed Single-Precision Floats</b> |  |
| reg from xmmreg1 using imm                                       | C4: rxb0_3: w_F 001:17:11 xmmreg1 reg: imm               |
| mem from xmmreg1 using imm                                       | C4: rxb0_3: w_F 001:17:mod xmmreg1 r/m: imm              |
| <b>VINSERTPS — Insert Into Packed Single-Precision Floats</b>    |  |
| use imm to merge xmmreg3 with xmmreg2 into xmmreg1               | C4: rxb0_3: w xmmreg2 001:21:11 xmmreg1 xmmreg3: imm     |
| use imm to merge mem with xmmreg2 into xmmreg1                   | C4: rxb0_3: w xmmreg2 001:21:mod xmmreg1 r/m: imm        |
| <b>VMOVBNDQ — Load Double Quadword Non-temporal Aligned</b>      |  |
| m128 to xmmreg1  | C4: rxb0_2: w_F 001:2A:11 xmmreg1 r/m                    |

| Instruction and Format  | Encoding   |
|---|--|
| <b>VMPSADBW — Multiple Packed Sums of Absolute Difference</b> |  |
| xmmreg3 with xmmreg2 into xmmreg1                             | C4: rxb0_3: w xmmreg2 001:42:11 xmmreg1 xmmreg3: imm     |
| m128 with xmmreg2 into xmmreg1                                | C4: rxb0_3: w xmmreg2 001:42:mod xmmreg1 r/m: imm        |
| <b>VPACKUSDW — Pack with Unsigned Saturation</b>              |  |
| xmmreg3 and xmmreg2 to xmmreg1                                | C4: rxb0_2: w xmmreg2 001:2B:11 xmmreg1 xmmreg3: imm     |
| m128 and xmmreg2 to xmmreg1                                   | C4: rxb0_2: w xmmreg2 001:2B:mod xmmreg1 r/m: imm        |
| <b>VPBLENDVB — Variable Blend Packed Bytes</b>                |  |
| xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask       | C4: rxb0_3: w xmmreg2 001:4C:11 xmmreg1 xmmreg3: xmmreg4 |
| xmmreg2 with mem to xmmreg1 using xmmreg4 as mask             | C4: rxb0_3: w xmmreg2 001:4C:mod xmmreg1 r/m: xmmreg4    |
| <b>VPBLENDW — Blend Packed Words</b>                          |  |
| xmmreg2 with xmmreg3 into xmmreg1                             | C4: rxb0_3: w xmmreg2 001:0E:11 xmmreg1 xmmreg3: imm     |
| xmmreg2 with mem to xmmreg1                                   | C4: rxb0_3: w xmmreg2 001:0E:mod xmmreg1 r/m: imm        |
| <b>VPCMPEQQ — Compare Packed Qword Data of Equal</b>          |  |
| xmmreg2 with xmmreg3 into xmmreg1                             | C4: rxb0_2: w xmmreg2 001:29:11 xmmreg1 xmmreg3          |
| xmmreg2 with mem to xmmreg1                                   | C4: rxb0_2: w xmmreg2 001:29:mod xmmreg1 r/m:            |
| <b>VPEXTRB — Extract Byte</b>                                 |  |
| reg from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:14:11 xmmreg1 reg: imm               |
| mem from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:14:mod xmmreg1 r/m: imm              |
| <b>VPEXTRD — Extract DWord</b>                                |  |
| reg from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:16:11 xmmreg1 reg: imm               |
| mem from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:16:mod xmmreg1 r/m: imm              |
| <b>VPEXTRQ — Extract QWord</b>                                |  |
| reg from xmmreg1 using imm                                    | C4: rxb0_3: 1_F 001:16:11 xmmreg1 reg: imm               |
| mem from xmmreg1 using imm                                    | C4: rxb0_3: 1_F 001:16:mod xmmreg1 r/m: imm              |
| <b>VPEXTRW — Extract Word</b>                                 |  |
| reg from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:15:11 xmmreg1 reg: imm               |
| mem from xmmreg1 using imm                                    | C4: rxb0_3: 0_F 001:15:mod xmmreg1 r/m: imm              |
| <b>VPHMINPOSUW — Packed Horizontal Word Minimum</b>           |  |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:41:11 xmmreg1 xmmreg2                |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:41:mod xmmreg1 r/m                   |
| <b>VPINSRB — Insert Byte</b>                                  |  |
| reg with xmmreg2 to xmmreg1, imm8                             | C4: rxb0_3: 0 xmmreg2 001:20:11 xmmreg1 reg: imm         |
| mem with xmmreg2 to xmmreg1, imm8                             | C4: rxb0_3: 0 xmmreg2 001:20:mod xmmreg1 r/m: imm        |
| <b>VPINSRD — Insert DWord</b>                                 |  |
| reg with xmmreg2 to xmmreg1, imm8                             | C4: rxb0_3: 0 xmmreg2 001:22:11 xmmreg1 reg: imm         |
| mem with xmmreg2 to xmmreg1, imm8                             | C4: rxb0_3: 0 xmmreg2 001:22:mod xmmreg1 r/m: imm        |
| <b>VPINSRQ — Insert QWord</b>                                 |  |
| r64 with xmmreg2 to xmmreg1, imm8                             | C4: rxb0_3: 1 xmmreg2 001:22:11 xmmreg1 reg: imm         |

| Instruction and Format                                      | Encoding  |
|---|---|
| m64 with xmmreg2 to xmmreg1, imm8                           | C4: rxb0_3: 1 xmmreg2 001:22:mod xmmreg1 r/m: imm |
| <b>VPMASB — Maximum of Packed Signed Byte Integers</b>      |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3C:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3C:mod xmmreg1 r/m      |
| <b>VPMASD — Maximum of Packed Signed Dword Integers</b>     |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3D:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3D:mod xmmreg1 r/m      |
| <b>VPMASUD — Maximum of Packed Unsigned Dword Integers</b>  |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3F:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3F:mod xmmreg1 r/m      |
| <b>VPMASUW — Maximum of Packed Unsigned Word Integers</b>   |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3E:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3E:mod xmmreg1 r/m      |
| <b>VPMINSB — Minimum of Packed Signed Byte Integers</b>     |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:38:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:38:mod xmmreg1 r/m      |
| <b>VPMINSB — Minimum of Packed Signed Dword Integers</b>    |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:39:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:39:mod xmmreg1 r/m      |
| <b>VPMINSUD — Minimum of Packed Unsigned Dword Integers</b> |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3B:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3B:mod xmmreg1 r/m      |
| <b>VPMINSUW — Minimum of Packed Unsigned Word Integers</b>  |   |
| xmmreg2 with xmmreg3 into xmmreg1                           | C4: rxb0_2: w xmmreg2 001:3A:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1                                 | C4: rxb0_2: w xmmreg2 001:3A:mod xmmreg1 r/m      |
| <b>VPMOVSXBD — Packed Move Sign Extend - Byte to Dword</b>  |   |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:21:11 xmmreg1 xmmreg2         |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:21:mod xmmreg1 r/m            |
| <b>VPMOVSXBQ — Packed Move Sign Extend - Byte to Qword</b>  |   |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:22:11 xmmreg1 xmmreg2         |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:22:mod xmmreg1 r/m            |
| <b>VPMOVSXBW — Packed Move Sign Extend - Byte to Word</b>   |   |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:20:11 xmmreg1 xmmreg2         |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:20:mod xmmreg1 r/m            |
| <b>VPMOVSXWD — Packed Move Sign Extend - Word to Dword</b>  |   |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:23:11 xmmreg1 xmmreg2         |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:23:mod xmmreg1 r/m            |
| <b>VPMOVSXWQ — Packed Move Sign Extend - Word to Qword</b>  |   |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:24:11 xmmreg1 xmmreg2         |

| Instruction and Format   | Encoding  |
|--|---|
| mem to xmmreg1   | C4: rxb0_2: w_F 001:24:mod xmmreg1 r/m          |
| <b>VPMOVSXDQ — Packed Move Sign Extend - Dword to Qword</b>              |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:25:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:25:mod xmmreg1 r/m          |
| <b>VPMOVZXBQ — Packed Move Zero Extend - Byte to Dword</b>               |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:31:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:31:mod xmmreg1 r/m          |
| <b>VPMOVZXBQ — Packed Move Zero Extend - Byte to Qword</b>               |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:32:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:32:mod xmmreg1 r/m          |
| <b>VPMOVZXBW — Packed Move Zero Extend - Byte to Word</b>                |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:30:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:30:mod xmmreg1 r/m          |
| <b>VPMOVZXWD — Packed Move Zero Extend - Word to Dword</b>               |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:33:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:33:mod xmmreg1 r/m          |
| <b>VPMOVZXWQ — Packed Move Zero Extend - Word to Qword</b>               |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:34:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:34:mod xmmreg1 r/m          |
| <b>VPMOVZXDQ — Packed Move Zero Extend - Dword to Qword</b>              |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:35:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_2: w_F 001:35:mod xmmreg1 r/m          |
| <b>VPMULDQ — Multiply Packed Signed Dword Integers</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m    |
| <b>VPMULLD — Multiply Packed Signed Dword Integers, Store low Result</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:40:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:40:mod xmmreg1 r/m    |
| <b>VPTEST — Logical Compare</b>  |   |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:17:11 xmmreg1 xmmreg2       |
| mem to xmmreg  | C4: rxb0_2: w_F 001:17:mod xmmreg1 r/m          |
| ymmreg2 to ymmreg1   | C4: rxb0_2: w_F 101:17:11 ymmreg1 ymmreg2       |
| mem to ymmreg  | C4: rxb0_2: w_F 101:17:mod ymmreg1 r/m          |
| <b>VROUNDPD — Round Packed Double-Precision Values</b>                   |   |
| xmmreg2 to xmmreg1, imm8   | C4: rxb0_3: w_F 001:09:11 xmmreg1 xmmreg2: imm  |
| mem to xmmreg1, imm8   | C4: rxb0_3: w_F 001:09:mod xmmreg1 r/m: imm     |
| ymmreg2 to ymmreg1, imm8   | C4: rxb0_3: w_F 101:09:11 ymmreg1 ymmreg2: imm  |
| mem to ymmreg1, imm8   | C4: rxb0_3: w_F 101:09:mod ymmreg1 r/m: imm     |
| <b>VROUNDPS — Round Packed Single-Precision Values</b>                   |   |

| Instruction and Format   | Encoding   |
|--|--|
| xmmreg2 to xmmreg1, imm8   | C4: rxb0_3: w_F 001:08:11 xmmreg1 xmmreg2: imm       |
| mem to xmmreg1, imm8   | C4: rxb0_3: w_F 001:08:mod xmmreg1 r/m: imm          |
| ymmreg2 to ymmreg1, imm8   | C4: rxb0_3: w_F 101:08:11 ymmreg1 ymmreg2: imm       |
| mem to ymmreg1, imm8   | C4: rxb0_3: w_F 101:08:mod ymmreg1 r/m: imm          |
| <b>VROUNDSD — Round Scalar Double-Precision Value</b>                    |  |
| xmmreg2 and xmmreg3 to xmmreg1, imm8                                     | C4: rxb0_3: w xmmreg2 001:0B:11 xmmreg1 xmmreg3: imm |
| xmmreg2 and mem to xmmreg1, imm8   | C4: rxb0_3: w xmmreg2 001:0B:mod xmmreg1 r/m: imm    |
| <b>VROUNDSS — Round Scalar Single-Precision Value</b>                    |  |
| xmmreg2 and xmmreg3 to xmmreg1, imm8                                     | C4: rxb0_3: w xmmreg2 001:0A:11 xmmreg1 xmmreg3: imm |
| xmmreg2 and mem to xmmreg1, imm8   | C4: rxb0_3: w xmmreg2 001:0A:mod xmmreg1 r/m: imm    |
| <b>VPCMPESTRI — Packed Compare Explicit Length Strings, Return Index</b> |  |
| xmmreg2 with xmmreg1, imm8   | C4: rxb0_3: w_F 001:61:11 xmmreg1 xmmreg2: imm       |
| mem with xmmreg1, imm8   | C4: rxb0_3: w_F 001:61:mod xmmreg1 r/m: imm          |
| <b>VPCMPESTRM — Packed Compare Explicit Length Strings, Return Mask</b>  |  |
| xmmreg2 with xmmreg1, imm8   | C4: rxb0_3: w_F 001:60:11 xmmreg1 xmmreg2: imm       |
| mem with xmmreg1, imm8   | C4: rxb0_3: w_F 001:60:mod xmmreg1 r/m: imm          |
| <b>VPCMPGTQ — Compare Packed Data for Greater Than</b>                   |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m         |
| <b>VPCMPISTRI — Packed Compare Implicit Length Strings, Return Index</b> |  |
| xmmreg2 with xmmreg1, imm8   | C4: rxb0_3: w_F 001:63:11 xmmreg1 xmmreg2: imm       |
| mem with xmmreg1, imm8   | C4: rxb0_3: w_F 001:63:mod xmmreg1 r/m: imm          |
| <b>VPCMPISTRM — Packed Compare Implicit Length Strings, Return Mask</b>  |  |
| xmmreg2 with xmmreg1, imm8   | C4: rxb0_3: w_F 001:62:11 xmmreg1 xmmreg2: imm       |
| mem with xmmreg, imm8  | C4: rxb0_3: w_F 001:62:mod xmmreg1 r/m: imm          |
| <b>VAESDEC — Perform One Round of an AES Decryption Flow</b>             |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DE:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DE:mod xmmreg1 r/m         |
| <b>VAESDECLAST — Perform Last Round of an AES Decryption Flow</b>        |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DF:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DF:mod xmmreg1 r/m         |
| <b>VAESEC — Perform One Round of an AES Encryption Flow</b>              |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DC:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DC:mod xmmreg1 r/m         |
| <b>VAESENCLAST — Perform Last Round of an AES Encryption Flow</b>        |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DD:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_2: w xmmreg2 001:DD:mod xmmreg1 r/m         |
| <b>VAESIMC — Perform the AES InvMixColumn Transformation</b>             |  |
| xmmreg2 to xmmreg1   | C4: rxb0_2: w_F 001:DB:11 xmmreg1 xmmreg2            |

| Instruction and Format  | Encoding   |
|---|--|
| mem to xmmreg1  | C4: rxb0_2: w_F 001:DB:mod xmmreg1 r/m               |
| <b>VAESKEYGENASSIST — AES Round Key Generation Assist</b>             |  |
| xmmreg2 to xmmreg1, imm8  | C4: rxb0_3: w_F 001:DF:11 xmmreg1 xmmreg2: imm       |
| mem to xmmreg, imm8   | C4: rxb0_3: w_F 001:DF:mod xmmreg1 r/m: imm          |
| <b>VPABSB — Packed Absolute Value</b>                                 |  |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:1C:11 xmmreg1 xmmreg2            |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:1C:mod xmmreg1 r/m               |
| <b>VPABSD — Packed Absolute Value</b>                                 |  |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:1E:11 xmmreg1 xmmreg2            |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:1E:mod xmmreg1 r/m               |
| <b>VPABSW — Packed Absolute Value</b>                                 |  |
| xmmreg2 to xmmreg1  | C4: rxb0_2: w_F 001:1D:11 xmmreg1 xmmreg2            |
| mem to xmmreg1  | C4: rxb0_2: w_F 001:1D:mod xmmreg1 r/m               |
| <b>VPALIGNR — Packed Align Right</b>                                  |  |
| xmmreg2 with xmmreg3 to xmmreg1, imm8                                 | C4: rxb0_3: w xmmreg2 001:DD:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1, imm8                                     | C4: rxb0_3: w xmmreg2 001:DD:mod xmmreg1 r/m: imm    |
| <b>VPHADDD — Packed Horizontal Add</b>                                |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:02:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:02:mod xmmreg1 r/m         |
| <b>VPHADDW — Packed Horizontal Add</b>                                |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:01:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:01:mod xmmreg1 r/m         |
| <b>VPHADDSW — Packed Horizontal Add and Saturate</b>                  |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:03:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:03:mod xmmreg1 r/m         |
| <b>VPHSUBD — Packed Horizontal Subtract</b>                           |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:06:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:06:mod xmmreg1 r/m         |
| <b>VPHSUBW — Packed Horizontal Subtract</b>                           |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:05:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:05:mod xmmreg1 r/m         |
| <b>VPHSUBSW — Packed Horizontal Subtract and Saturate</b>             |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:07:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:07:mod xmmreg1 r/m         |
| <b>VPMADDUBSW — Multiply and Add Packed Signed and Unsigned Bytes</b> |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:04:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_2: w xmmreg2 001:04:mod xmmreg1 r/m         |
| <b>VPMULHRWSW — Packed Multiply High with Round and Scale</b>         |  |
| xmmreg2 with xmmreg3 to xmmreg1                                       | C4: rxb0_2: w xmmreg2 001:0B:11 xmmreg1 xmmreg3      |

| Instruction and Format                           | Encoding  |
|--|---|
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_2: w xmmreg2 001:0B:mod xmmreg1 r/m    |
| <b>VPSHUFb — Packed Shuffle Bytes</b>            |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_2: w xmmreg2 001:00:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_2: w xmmreg2 001:00:mod xmmreg1 r/m    |
| <b>VPSIGNB — Packed SIGN</b>                     |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_2: w xmmreg2 001:08:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_2: w xmmreg2 001:08:mod xmmreg1 r/m    |
| <b>VPSIGND — Packed SIGN</b>                     |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_2: w xmmreg2 001:0A:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_2: w xmmreg2 001:0A:mod xmmreg1 r/m    |
| <b>VPSIGNW — Packed SIGN</b>                     |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_2: w xmmreg2 001:09:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_2: w xmmreg2 001:09:mod xmmreg1 r/m    |
| <b>VADDSUBPD — Packed Double-FP Add/Subtract</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_1: w xmmreg2 001:D0:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:D0:mod xmmreg1 r/m    |
| xmmreglo2 <sup>1</sup> with xmmreglo3 to xmmreg1 | C5: r_xmmreglo2 001:D0:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                    | C5: r_xmmreglo2 001:D0:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                  | C4: rxb0_1: w ymmreg2 101:D0:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                      | C4: rxb0_1: w ymmreg2 101:D0:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1              | C5: r_ymmreglo2 101:D0:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1                    | C5: r_ymmreglo2 101:D0:mod ymmreg1 r/m          |
| <b>VADDSUBPS — Packed Single-FP Add/Subtract</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_1: w xmmreg2 011:D0:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_1: w xmmreg2 011:D0:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1              | C5: r_xmmreglo2 011:D0:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                    | C5: r_xmmreglo2 011:D0:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                  | C4: rxb0_1: w ymmreg2 111:D0:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                      | C4: rxb0_1: w ymmreg2 111:D0:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1              | C5: r_ymmreglo2 111:D0:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1                    | C5: r_ymmreglo2 111:D0:mod ymmreg1 r/m          |
| <b>VHADDPD — Packed Double-FP Horizontal Add</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                  | C4: rxb0_1: w xmmreg2 001:7C:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:7C:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1              | C5: r_xmmreglo2 001:7C:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                    | C5: r_xmmreglo2 001:7C:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                  | C4: rxb0_1: w ymmreg2 101:7C:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                      | C4: rxb0_1: w ymmreg2 101:7C:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1              | C5: r_ymmreglo2 101:7C:11 ymmreg1 ymmreglo3     |

| Instruction and Format                                | Encoding  |
|---|---|
| ymmreglo2 with mem to ymmreg1                         | C5: r_ymmreglo2 101:7C:mod ymmreg1 r/m          |
| <b>VHADDPS — Packed Single-FP Horizontal Add</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                       | C4: rxb0_1: w xmmreg2 011:7C:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                           | C4: rxb0_1: w xmmreg2 011:7C:mod xmmreg1 r/m    |
| ymmreglo2 with xmmreglo3 to xmmreg1                   | C5: r_xmmreglo2 011:7C:11 xmmreg1 xmmreglo3     |
| ymmreglo2 with mem to xmmreg1                         | C5: r_xmmreglo2 011:7C:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                       | C4: rxb0_1: w ymmreg2 111:7C:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                           | C4: rxb0_1: w ymmreg2 111:7C:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1                   | C5: r_ymmreglo2 111:7C:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1                         | C5: r_ymmreglo2 111:7C:mod ymmreg1 r/m          |
| <b>VHSUBPD — Packed Double-FP Horizontal Subtract</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                       | C4: rxb0_1: w xmmreg2 001:7D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                           | C4: rxb0_1: w xmmreg2 001:7D:mod xmmreg1 r/m    |
| ymmreglo2 with xmmreglo3 to xmmreg1                   | C5: r_xmmreglo2 001:7D:11 xmmreg1 xmmreglo3     |
| ymmreglo2 with mem to xmmreg1                         | C5: r_xmmreglo2 001:7D:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                       | C4: rxb0_1: w ymmreg2 101:7D:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                           | C4: rxb0_1: w ymmreg2 101:7D:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1                   | C5: r_ymmreglo2 101:7D:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1                         | C5: r_ymmreglo2 101:7D:mod ymmreg1 r/m          |
| <b>VHSUBPS — Packed Single-FP Horizontal Subtract</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                       | C4: rxb0_1: w xmmreg2 011:7D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                           | C4: rxb0_1: w xmmreg2 011:7D:mod xmmreg1 r/m    |
| ymmreglo2 with xmmreglo3 to xmmreg1                   | C5: r_xmmreglo2 011:7D:11 xmmreg1 xmmreglo3     |
| ymmreglo2 with mem to xmmreg1                         | C5: r_xmmreglo2 011:7D:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1                       | C4: rxb0_1: w ymmreg2 111:7D:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1                           | C4: rxb0_1: w ymmreg2 111:7D:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1                   | C5: r_ymmreglo2 111:7D:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1                         | C5: r_ymmreglo2 111:7D:mod ymmreg1 r/m          |
| <b>VLDDQU — Load Unaligned Integer 128 Bits</b>       |   |
| mem to xmmreg1  | C4: rxb0_1: w_F 011:F0:mod xmmreg1 r/m          |
| mem to xmmreg1  | C5: r_F 011:F0:mod xmmreg1 r/m                  |
| mem to ymmreg1  | C4: rxb0_1: w_F 111:F0:mod ymmreg1 r/m          |
| mem to ymmreg1  | C5: r_F 111:F0:mod ymmreg1 r/m                  |
| <b>VMOVDDUP — Move One Double-FP and Duplicate</b>    |   |
| xmmreg2 to xmmreg1                                    | C4: rxb0_1: w_F 011:12:11 xmmreg1 xmmreg2       |
| mem to xmmreg1  | C4: rxb0_1: w_F 011:12:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1                                   | C5: r_F 011:12:11 xmmreg1 xmmreglo              |
| mem to xmmreg1  | C5: r_F 011:12:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1                                    | C4: rxb0_1: w_F 111:12:11 ymmreg1 ymmreg2       |



| Instruction and Format   | Encoding  |
|--|---|
| mem to ymmreg1   | C4: rxb0_1: w_F 111:12:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 111:12:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 111:12:mod ymmreg1 r/m                  |
| <b>VMOVHLPS — Move Packed Single-Precision Floating-Point Values High to Low</b>     |   |
| xmmreg2 and xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:12:11 xmmreg1 xmmreg3 |
| xmmreglo2 and xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:12:11 xmmreg1 xmmreglo3     |
| <b>VMOVSHDUP — Move Packed Single-FP High and Duplicate</b>                          |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 010:16:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 010:16:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 010:16:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 010:16:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 110:16:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 110:16:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 110:16:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 110:16:mod ymmreg1 r/m                  |
| <b>VMOVSLDUP — Move Packed Single-FP Low and Duplicate</b>                           |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 010:12:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 010:12:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 010:12:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 010:12:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 110:12:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 110:12:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 110:12:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 110:12:mod ymmreg1 r/m                  |
| <b>VADDPD — Add Packed Double-Precision Floating-Point Values</b>                    |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:58:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:58:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:58:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:58:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 101:58:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 101:58:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 101:58:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 101:58:mod ymmreg1 r/m          |
| <b>VADDSD — Add Scalar Double-Precision Floating-Point Values</b>                    |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:58:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:58:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 011:58:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 011:58:mod xmmreg1 r/m          |
| <b>VANDPD — Bitwise Logical AND of Packed Double-Precision Floating-Point Values</b> |   |

| Instruction and Format  | Encoding   |
|---|--|
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:54:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:54:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:54:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:54:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:54:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:54:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:54:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:54:mod ymmreg1 r/m               |
| <b>VANDNPD — Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values</b>     |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:55:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:55:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:55:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:55:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:55:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:55:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:55:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:55:mod ymmreg1 r/m               |
| <b>VCMPD — Compare Packed Double-Precision Floating-Point Values</b>                          |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:C2:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:C2:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:C2:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:C2:mod xmmreg1 r/m: imm          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:C2:11 ymmreg1 ymmreg3: imm |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:C2:mod ymmreg1 r/m: imm    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:C2:11 ymmreg1 ymmreglo3: imm     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:C2:mod ymmreg1 r/m: imm          |
| <b>VCMPD — Compare Scalar Double-Precision Floating-Point Values</b>                          |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 011:C2:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 011:C2:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 011:C2:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 011:C2:mod xmmreg1 r/m: imm          |
| <b>VCOMISD — Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 001:2F:11 xmmreg1 xmmreg2            |
| mem to xmmreg1  | C4: rxb0_1: w_F 001:2F:mod xmmreg1 r/m               |
| xmmreglo to xmmreg1   | C5: r_F 001:2F:11 xmmreg1 xmmreglo                   |
| mem to xmmreg1  | C5: r_F 001:2F:mod xmmreg1 r/m                       |
| <b>VCVTDQ2PD— Convert Packed Dword Integers to Packed Double-Precision FP Values</b>          |  |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 010:E6:11 xmmreg1 xmmreg2            |
| mem to xmmreg1  | C4: rxb0_1: w_F 010:E6:mod xmmreg1 r/m               |

| Instruction and Format   | Encoding                                  |
|--|---|
| xmmreglo to xmmreg1  | C5: r_F 010:E6:11 xmmreg1 xmmreglo        |
| mem to xmmreg1   | C5: r_F 010:E6:mod xmmreg1 r/m            |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 110:E6:11 ymmreg1 ymmreg2 |
| mem to ymmreg1   | C4: rxb0_1: w_F 110:E6:mod ymmreg1 r/m    |
| ymmreglo to ymmreg1  | C5: r_F 110:E6:11 ymmreg1 ymmreglo        |
| mem to ymmreg1   | C5: r_F 110:E6:mod ymmreg1 r/m            |
| <b>VCVTDQ2PS— Convert Packed Dword Integers to Packed Single-Precision FP Values</b>             |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 000:5B:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | C4: rxb0_1: w_F 000:5B:mod xmmreg1 r/m    |
| xmmreglo to xmmreg1  | C5: r_F 000:5B:11 xmmreg1 xmmreglo        |
| mem to xmmreg1   | C5: r_F 000:5B:mod xmmreg1 r/m            |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 100:5B:11 ymmreg1 ymmreg2 |
| mem to ymmreg1   | C4: rxb0_1: w_F 100:5B:mod ymmreg1 r/m    |
| ymmreglo to ymmreg1  | C5: r_F 100:5B:11 ymmreg1 ymmreglo        |
| mem to ymmreg1   | C5: r_F 100:5B:mod ymmreg1 r/m            |
| <b>VCVTPD2DQ— Convert Packed Double-Precision FP Values to Packed Dword Integers</b>             |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 011:E6:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | C4: rxb0_1: w_F 011:E6:mod xmmreg1 r/m    |
| xmmreglo to xmmreg1  | C5: r_F 011:E6:11 xmmreg1 xmmreglo        |
| mem to xmmreg1   | C5: r_F 011:E6:mod xmmreg1 r/m            |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 111:E6:11 ymmreg1 ymmreg2 |
| mem to ymmreg1   | C4: rxb0_1: w_F 111:E6:mod ymmreg1 r/m    |
| ymmreglo to ymmreg1  | C5: r_F 111:E6:11 ymmreg1 ymmreglo        |
| mem to ymmreg1   | C5: r_F 111:E6:mod ymmreg1 r/m            |
| <b>VCVTPD2PS— Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values</b> |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 001:5A:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | C4: rxb0_1: w_F 001:5A:mod xmmreg1 r/m    |
| xmmreglo to xmmreg1  | C5: r_F 001:5A:11 xmmreg1 xmmreglo        |
| mem to xmmreg1   | C5: r_F 001:5A:mod xmmreg1 r/m            |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 101:5A:11 ymmreg1 ymmreg2 |
| mem to ymmreg1   | C4: rxb0_1: w_F 101:5A:mod ymmreg1 r/m    |
| ymmreglo to ymmreg1  | C5: r_F 101:5A:11 ymmreg1 ymmreglo        |
| mem to ymmreg1   | C5: r_F 101:5A:mod ymmreg1 r/m            |
| <b>VCVTPS2DQ— Convert Packed Single-Precision FP Values to Packed Dword Integers</b>             |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 001:5B:11 xmmreg1 xmmreg2 |
| mem to xmmreg1   | C4: rxb0_1: w_F 001:5B:mod xmmreg1 r/m    |
| xmmreglo to xmmreg1  | C5: r_F 001:5B:11 xmmreg1 xmmreglo        |
| mem to xmmreg1   | C5: r_F 001:5B:mod xmmreg1 r/m            |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 101:5B:11 ymmreg1 ymmreg2 |

| Instruction and Format  | Encoding  |
|---|---|
| mem to ymmreg1  | C4: rxb0_1: w_F 101:5B:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1   | C5: r_F 101:5B:11 ymmreg1 ymmreglo              |
| mem to ymmreg1  | C5: r_F 101:5B:mod ymmreg1 r/m                  |
| <b>VCVTPS2PD— Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values</b>      |   |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 000:5A:11 xmmreg1 xmmreg2       |
| mem to xmmreg1  | C4: rxb0_1: w_F 000:5A:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1   | C5: r_F 000:5A:11 xmmreg1 xmmreglo              |
| mem to xmmreg1  | C5: r_F 000:5A:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1  | C4: rxb0_1: w_F 100:5A:11 ymmreg1 ymmreg2       |
| mem to ymmreg1  | C4: rxb0_1: w_F 100:5A:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1   | C5: r_F 100:5A:11 ymmreg1 ymmreglo              |
| mem to ymmreg1  | C5: r_F 100:5A:mod ymmreg1 r/m                  |
| <b>VCVTSD2SI— Convert Scalar Double-Precision FP Value to Integer</b>                                 |   |
| xmmreg1 to reg32  | C4: rxb0_1: 0_F 011:2D:11 reg xmmreg1           |
| mem to reg32  | C4: rxb0_1: 0_F 011:2D:mod reg r/m              |
| xmmreglo to reg32   | C5: r_F 011:2D:11 reg xmmreglo                  |
| mem to reg32  | C5: r_F 011:2D:mod reg r/m                      |
| ymmreg1 to reg64  | C4: rxb0_1: 1_F 111:2D:11 reg ymmreg1           |
| mem to reg64  | C4: rxb0_1: 1_F 111:2D:mod reg r/m              |
| <b>VCVTSD2SS — Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value</b>       |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 011:5A:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 011:5A:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 011:5A:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 011:5A:mod xmmreg1 r/m          |
| <b>VCVTSI2SD— Convert Dword Integer to Scalar Double-Precision FP Value</b>                           |   |
| xmmreg2 with reg to xmmreg1   | C4: rxb0_1: 0 xmmreg2 011:2A:11 xmmreg1 reg     |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: 0 xmmreg2 011:2A:mod xmmreg1 r/m    |
| xmmreglo2 with reglo to xmmreg1   | C5: r_xmmreglo2 011:2A:11 xmmreg1 reglo         |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 011:2A:mod xmmreg1 r/m          |
| ymmreg2 with reg to ymmreg1   | C4: rxb0_1: 1 ymmreg2 111:2A:11 ymmreg1 reg     |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: 1 ymmreg2 111:2A:mod ymmreg1 r/m    |
| <b>VCVTSS2SD — Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value</b>       |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 010:5A:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 010:5A:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 010:5A:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 010:5A:mod xmmreg1 r/m          |
| <b>VCVTTPD2DQ— Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers</b> |   |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 001:E6:11 xmmreg1 xmmreg2       |
| mem to xmmreg1  | C4: rxb0_1: w_F 001:E6:mod xmmreg1 r/m          |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreglo to xmmreg1   | C5: r_F 001:E6:11 xmmreg1 xmmreglo              |
| mem to xmmreg1  | C5: r_F 001:E6:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1  | C4: rxb0_1: w_F 101:E6:11 ymmreg1 ymmreg2       |
| mem to ymmreg1  | C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1   | C5: r_F 101:E6:11 ymmreg1 ymmreglo              |
| mem to ymmreg1  | C5: r_F 101:E6:mod ymmreg1 r/m                  |
| <b>VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</b> |   |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2       |
| mem to xmmreg1  | C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1   | C5: r_F 010:5B:11 xmmreg1 xmmreglo              |
| mem to xmmreg1  | C5: r_F 010:5B:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1  | C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2       |
| mem to ymmreg1  | C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1   | C5: r_F 110:5B:11 ymmreg1 ymmreglo              |
| mem to ymmreg1  | C5: r_F 110:5B:mod ymmreg1 r/m                  |
| <b>VCVTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer</b>          |   |
| xmmreg1 to reg32  | C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           |
| mem to reg32  | C4: rxb0_1: 0_F 011:2C:mod reg r/m              |
| xmmreglo to reg32   | C5: r_F 011:2C:11 reg xmmreglo                  |
| mem to reg32  | C5: r_F 011:2C:mod reg r/m                      |
| xmmreg1 to reg64  | C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1           |
| mem to reg64  | C4: rxb0_1: 1_F 011:2C:mod reg r/m              |
| <b>VDIVPD — Divide Packed Double-Precision Floating-Point Values</b>                                  |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:5E:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:5E:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:5E:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:5E:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:5E:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:5E:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:5E:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:5E:mod ymmreg1 r/m          |
| <b>VDIVSD — Divide Scalar Double-Precision Floating-Point Values</b>                                  |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 011:5E:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 011:5E:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 011:5E:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 011:5E:mod xmmreg1 r/m          |
| <b>VMASKMOVDQU— Store Selected Bytes of Double Quadword</b>   |   |
| xmmreg1 to mem; xmmreg2 as mask   | C4: rxb0_1: w_F 001:F7:11 r/m xmmreg1: xmmreg2  |
| xmmreg1 to mem; xmmreg2 as mask   | C5: r_F 001:F7:11 r/m xmmreg1: xmmreg2          |

| Instruction and Format   | Encoding  |
|--|---|
| <b>VMAXPD — Return Maximum Packed Double-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5F:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5F:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:5F:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:5F:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5F:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5F:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 101:5F:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 101:5F:mod ymmreg1 r/m          |
| <b>VMAXSD — Return Maximum Scalar Double-Precision Floating-Point Value</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5F:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5F:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 011:5F:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 011:5F:mod xmmreg1 r/m          |
| <b>VMINPD — Return Minimum Packed Double-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5D:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:5D:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:5D:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5D:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5D:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 101:5D:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 101:5D:mod ymmreg1 r/m          |
| <b>VMINSR — Return Minimum Scalar Double-Precision Floating-Point Value</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5D:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 011:5D:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 011:5D:mod xmmreg1 r/m          |
| <b>VMOVPD — Move Aligned Packed Double-Precision Floating-Point Values</b>   |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 001:28:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 001:28:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 001:28:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 001:28:mod xmmreg1 r/m                  |
| xmmreg1 to xmmreg2   | C4: rxb0_1: w_F 001:29:11 xmmreg2 xmmreg1       |
| xmmreg1 to mem   | C4: rxb0_1: w_F 001:29:mod r/m xmmreg1          |
| xmmreg1 to xmmreglo  | C5: r_F 001:29:11 xmmreglo xmmreg1              |
| xmmreg1 to mem   | C5: r_F 001:29:mod r/m xmmreg1                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 101:28:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 101:28:mod ymmreg1 r/m          |

| Instruction and Format                          | Encoding                                  |
|---|---|
| ymmreglo to ymmreg1                             | C5: r_F 101:28:11 ymmreg1 ymmreglo        |
| mem to ymmreg1                                  | C5: r_F 101:28:mod ymmreg1 r/m            |
| ymmreg1 to ymmreg2                              | C4: rxb0_1: w_F 101:29:11 ymmreg2 ymmreg1 |
| ymmreg1 to mem                                  | C4: rxb0_1: w_F 101:29:mod r/m ymmreg1    |
| ymmreg1 to ymmreglo                             | C5: r_F 101:29:11 ymmreglo ymmreg1        |
| ymmreg1 to mem                                  | C5: r_F 101:29:mod r/m ymmreg1            |
| <b>VMOVD — Move Doubleword</b>                  |   |
| reg32 to xmmreg1                                | C4: rxb0_1: 0_F 001:6E:11 xmmreg1 reg32   |
| mem32 to xmmreg1                                | C4: rxb0_1: 0_F 001:6E:mod xmmreg1 r/m    |
| reg32 to xmmreg1                                | C5: r_F 001:6E:11 xmmreg1 reg32           |
| mem32 to xmmreg1                                | C5: r_F 001:6E:mod xmmreg1 r/m            |
| xmmreg1 to reg32                                | C4: rxb0_1: 0_F 001:7E:11 reg32 xmmreg1   |
| xmmreg1 to mem32                                | C4: rxb0_1: 0_F 001:7E:mod mem32 xmmreg1  |
| xmmreglo to reg32                               | C5: r_F 001:7E:11 reg32 xmmreglo          |
| xmmreglo to mem32                               | C5: r_F 001:7E:mod mem32 xmmreglo         |
| <b>VMOVQ — Move Quadword</b>                    |   |
| reg64 to xmmreg1                                | C4: rxb0_1: 1_F 001:6E:11 xmmreg1 reg64   |
| mem64 to xmmreg1                                | C4: rxb0_1: 1_F 001:6E:mod xmmreg1 r/m    |
| xmmreg1 to reg64                                | C4: rxb0_1: 1_F 001:7E:11 reg64 xmmreg1   |
| xmmreg1 to mem64                                | C4: rxb0_1: 1_F 001:7E:mod r/m xmmreg1    |
| <b>VMOVDQA — Move Aligned Double Quadword</b>   |   |
| xmmreg2 to xmmreg1                              | C4: rxb0_1: w_F 001:6F:11 xmmreg1 xmmreg2 |
| mem to xmmreg1                                  | C4: rxb0_1: w_F 001:6F:mod xmmreg1 r/m    |
| xmmreglo to xmmreg1                             | C5: r_F 001:6F:11 xmmreg1 xmmreglo        |
| mem to xmmreg1                                  | C5: r_F 001:6F:mod xmmreg1 r/m            |
| xmmreg1 to xmmreg2                              | C4: rxb0_1: w_F 001:7F:11 xmmreg2 xmmreg1 |
| xmmreg1 to mem                                  | C4: rxb0_1: w_F 001:7F:mod r/m xmmreg1    |
| xmmreg1 to xmmreglo                             | C5: r_F 001:7F:11 xmmreglo xmmreg1        |
| xmmreg1 to mem                                  | C5: r_F 001:7F:mod r/m xmmreg1            |
| ymmreg2 to ymmreg1                              | C4: rxb0_1: w_F 101:6F:11 ymmreg1 ymmreg2 |
| mem to ymmreg1                                  | C4: rxb0_1: w_F 101:6F:mod ymmreg1 r/m    |
| ymmreglo to ymmreg1                             | C5: r_F 101:6F:11 ymmreg1 ymmreglo        |
| mem to ymmreg1                                  | C5: r_F 101:6F:mod ymmreg1 r/m            |
| ymmreg1 to ymmreg2                              | C4: rxb0_1: w_F 101:7F:11 ymmreg2 ymmreg1 |
| ymmreg1 to mem                                  | C4: rxb0_1: w_F 101:7F:mod r/m ymmreg1    |
| ymmreg1 to ymmreglo                             | C5: r_F 101:7F:11 ymmreglo ymmreg1        |
| ymmreg1 to mem                                  | C5: r_F 101:7F:mod r/m ymmreg1            |
| <b>VMOVDQU — Move Unaligned Double Quadword</b> |   |
| xmmreg2 to xmmreg1                              | C4: rxb0_1: w_F 010:6F:11 xmmreg1 xmmreg2 |

| Instruction and Format  | Encoding                                    |
|---|---|
| mem to xmmreg1  | C4: rxb0_1: w_F 010:6F:mod xmmreg1 r/m      |
| xmmreglo to xmmreg1   | C5: r_F 010:6F:11 xmmreg1 xmmreglo          |
| mem to xmmreg1  | C5: r_F 010:6F:mod xmmreg1 r/m              |
| xmmreg1 to xmmreg2  | C4: rxb0_1: w_F 010:7F:11 xmmreg2 xmmreg1   |
| xmmreg1 to mem  | C4: rxb0_1: w_F 010:7F:mod r/m xmmreg1      |
| xmmreg1 to xmmreglo   | C5: r_F 010:7F:11 xmmreglo xmmreg1          |
| xmmreg1 to mem  | C5: r_F 010:7F:mod r/m xmmreg1              |
| ymmreg2 to ymmreg1  | C4: rxb0_1: w_F 110:6F:11 ymmreg1 ymmreg2   |
| mem to ymmreg1  | C4: rxb0_1: w_F 110:6F:mod ymmreg1 r/m      |
| ymmreglo to ymmreg1   | C5: r_F 110:6F:11 ymmreg1 ymmreglo          |
| mem to ymmreg1  | C5: r_F 110:6F:mod ymmreg1 r/m              |
| ymmreg1 to ymmreg2  | C4: rxb0_1: w_F 110:7F:11 ymmreg2 ymmreg1   |
| ymmreg1 to mem  | C4: rxb0_1: w_F 110:7F:mod r/m ymmreg1      |
| ymmreg1 to ymmreglo   | C5: r_F 110:7F:11 ymmreglo ymmreg1          |
| ymmreg1 to mem  | C5: r_F 110:7F:mod r/m ymmreg1              |
| <b>VMOVHPD — Move High Packed Double-Precision Floating-Point Value</b>                       |   |
| xmmreg1 and mem to xmmreg2  | C4: rxb0_1: w xmmreg1 001:16:11 xmmreg2 r/m |
| xmmreg1 and mem to xmmreglo2  | C5: r_xmmreg1 001:16:11 xmmreglo2 r/m       |
| xmmreg1 to mem  | C4: rxb0_1: w_F 001:17:mod r/m xmmreg1      |
| xmmreglo to mem   | C5: r_F 001:17:mod r/m xmmreglo             |
| <b>VMOVLDP — Move Low Packed Double-Precision Floating-Point Value</b>                        |   |
| xmmreg1 and mem to xmmreg2  | C4: rxb0_1: w xmmreg1 001:12:11 xmmreg2 r/m |
| xmmreg1 and mem to xmmreglo2  | C5: r_xmmreg1 001:12:11 xmmreglo2 r/m       |
| xmmreg1 to mem  | C4: rxb0_1: w_F 001:13:mod r/m xmmreg1      |
| xmmreglo to mem   | C5: r_F 001:13:mod r/m xmmreglo             |
| <b>VMOVMSKPD — Extract Packed Double-Precision Floating-Point Sign Mask</b>                   |   |
| xmmreg2 to reg  | C4: rxb0_1: w_F 001:50:11 reg xmmreg1       |
| xmmreglo to reg   | C5: r_F 001:50:11 reg xmmreglo              |
| ymmreg2 to reg  | C4: rxb0_1: w_F 101:50:11 reg ymmreg1       |
| ymmreglo to reg   | C5: r_F 101:50:11 reg ymmreglo              |
| <b>VMOVNTDQ — Store Double Quadword Using Non-Temporal Hint</b>                               |   |
| xmmreg1 to mem  | C4: rxb0_1: w_F 001:E7:11 r/m xmmreg1       |
| xmmreglo to mem   | C5: r_F 001:E7:11 r/m xmmreglo              |
| ymmreg1 to mem  | C4: rxb0_1: w_F 101:E7:11 r/m ymmreg1       |
| ymmreglo to mem   | C5: r_F 101:E7:11 r/m ymmreglo              |
| <b>VMOVNTPD — Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</b> |   |
| xmmreg1 to mem  | C4: rxb0_1: w_F 001:2B:11 r/m xmmreg1       |
| xmmreglo to mem   | C5: r_F 001:2B:11 r/m xmmreglo              |
| ymmreg1 to mem  | C4: rxb0_1: w_F 101:2B:11 r/m ymmreg1       |



| Instruction and Format   | Encoding  |
|--|---|
| ymmreglo to mem  | C5: r_F 101:2B:11r/m ymmreglo                   |
| <b>VMOVSF — Move Scalar Single-Precision Floating-Point Value</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:10:11 xmmreg1 xmmreg3 |
| mem to xmmreg1   | C4: rxb0_1: w_F 011:10:mod xmmreg1 r/m          |
| ymmreglo2 with ymmreglo3 to ymmreg1                                    | C5: r_ymmreglo2 011:10:11 xmmreg1 ymmreglo3     |
| mem to ymmreg1   | C5: r_F 011:10:mod ymmreg1 r/m                  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:11:11 xmmreg1 xmmreg3 |
| xmmreg1 to mem   | C4: rxb0_1: w_F 011:11:mod r/m xmmreg1          |
| ymmreglo2 with ymmreglo3 to ymmreg1                                    | C5: r_ymmreglo2 011:11:11 xmmreg1 ymmreglo3     |
| ymmreglo to mem  | C5: r_F 011:11:mod r/m ymmreglo                 |
| <b>VMOVSF — Move Scalar Single-Precision Floating-Point Values</b>     |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 001:10:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 001:10:mod xmmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 001:10:11 xmmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 001:10:mod ymmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 101:10:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 101:10:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 101:10:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 101:10:mod ymmreg1 r/m                  |
| xmmreg1 to xmmreg2   | C4: rxb0_1: w_F 001:11:11 xmmreg2 xmmreg1       |
| xmmreg1 to mem   | C4: rxb0_1: w_F 001:11:mod r/m xmmreg1          |
| xmmreg1 to ymmreglo  | C5: r_F 001:11:11 ymmreglo xmmreg1              |
| xmmreg1 to mem   | C5: r_F 001:11:mod r/m xmmreg1                  |
| ymmreg1 to ymmreg2   | C4: rxb0_1: w_F 101:11:11 ymmreg2 ymmreg1       |
| ymmreg1 to mem   | C4: rxb0_1: w_F 101:11:mod r/m ymmreg1          |
| ymmreg1 to ymmreglo  | C5: r_F 101:11:11 ymmreglo ymmreg1              |
| ymmreg1 to mem   | C5: r_F 101:11:mod r/m ymmreg1                  |
| <b>VMULPD — Multiply Packed Double-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:59:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:59:mod xmmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1                                    | C5: r_ymmreglo2 001:59:11 xmmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 001:59:mod ymmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 101:59:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 101:59:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1                                    | C5: r_ymmreglo2 101:59:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 101:59:mod ymmreg1 r/m          |
| <b>VMULSD — Multiply Scalar Double-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:59:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:59:mod xmmreg1 r/m    |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 011:59:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 011:59:mod xmmreg1 r/m          |
| <b>VORPD — Bitwise Logical OR of Double-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:56:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:56:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:56:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:56:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:56:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:56:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:56:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:56:mod ymmreg1 r/m          |
| <b>VPACKSSWB— Pack with Signed Saturation</b>                               |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:63:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:63:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:63:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:63:mod xmmreg1 r/m          |
| <b>VPACKSSDW— Pack with Signed Saturation</b>                               |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:6B:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:6B:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:6B:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:6B:mod xmmreg1 r/m          |
| <b>VPACKUSWB— Pack with Unsigned Saturation</b>                             |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:67:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:67:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:67:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:67:mod xmmreg1 r/m          |
| <b>VPADDB — Add Packed Integers</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FC:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FC:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:FC:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:FC:mod xmmreg1 r/m          |
| <b>VPADDW — Add Packed Integers</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FD:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FD:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:FD:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:FD:mod xmmreg1 r/m          |
| <b>VPADDD — Add Packed Integers</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FE:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:FE:mod xmmreg1 r/m    |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:FE:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:FE:mod xmmreg1 r/m          |
| <b>VPADDQ — Add Packed Quadword Integers</b>                            |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:D4:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:D4:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:D4:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:D4:mod xmmreg1 r/m          |
| <b>VPADDSB — Add Packed Signed Integers with Signed Saturation</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:EC:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:EC:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:EC:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:EC:mod xmmreg1 r/m          |
| <b>VPADDSW — Add Packed Signed Integers with Signed Saturation</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:ED:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:ED:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:ED:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:ED:mod xmmreg1 r/m          |
| <b>VPADDUSB — Add Packed Unsigned Integers with Unsigned Saturation</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DC:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DC:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:DC:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:DC:mod xmmreg1 r/m          |
| <b>VPADDUSW — Add Packed Unsigned Integers with Unsigned Saturation</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DD:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DD:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:DD:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:DD:mod xmmreg1 r/m          |
| <b>VPAND — Logical AND</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DB:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DB:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:DB:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:DB:mod xmmreg1 r/m          |
| <b>VPANDN — Logical AND NOT</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DF:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:DF:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                     | C5: r_xmmreglo2 001:DF:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:DF:mod xmmreg1 r/m          |
| <b>VPAVGB — Average Packed Integers</b>                                 |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:E0:11 xmmreg1 xmmreg3 |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:E0:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:E0:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:E0:mod xmmreg1 r/m          |
| <b>VPAVGW — Average Packed Integers</b>                           |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:E3:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:E3:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:E3:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:E3:mod xmmreg1 r/m          |
| <b>VPCMPEQB — Compare Packed Data for Equal</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:74:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:74:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:74:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:74:mod xmmreg1 r/m          |
| <b>VPCMPEQW — Compare Packed Data for Equal</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:75:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:75:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:75:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:75:mod xmmreg1 r/m          |
| <b>VPCMPEQD — Compare Packed Data for Equal</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:76:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:76:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:76:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:76:mod xmmreg1 r/m          |
| <b>VPCMPGTB — Compare Packed Signed Integers for Greater Than</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:64:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:64:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:64:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:64:mod xmmreg1 r/m          |
| <b>VPCMPGTW — Compare Packed Signed Integers for Greater Than</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:65:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:65:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:65:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:65:mod xmmreg1 r/m          |
| <b>VPCMPGTD — Compare Packed Signed Integers for Greater Than</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_1: w xmmreg2 001:66:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_1: w xmmreg2 001:66:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                               | C5: r_xmmreglo2 001:66:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                                     | C5: r_xmmreglo2 001:66:mod xmmreg1 r/m          |
| <b>VPEXTRW — Extract Word</b>                                     |   |

| Instruction and Format   | Encoding  |
|--|---|
| xmmreg1 to reg using imm   | C4: rxb0_1: 0_F 001:C5:11 reg xmmreg1: imm        |
| xmmreg1 to reg using imm   | C5: r_F 001:C5:11 reg xmmreg1: imm                |
| <b>VPINSRW — Insert Word</b>   |   |
| xmmreg2 with reg to xmmreg1  | C4: rxb0_1: 0 xmmreg2 001:C4:11 xmmreg1 reg: imm  |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: 0 xmmreg2 001:C4:mod xmmreg1 r/m: imm |
| xmmreglo2 with reglo to xmmreg1  | C5: r_xmmreglo2 001:C4:11 xmmreg1 reglo: imm      |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:C4:mod xmmreg1 r/m: imm       |
| <b>VPADDWD — Multiply and Add Packed Integers</b>                        |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F5:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F5:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:F5:11 xmmreg1 xmmreglo3       |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:F5:mod xmmreg1 r/m            |
| <b>VPMASW — Maximum of Packed Signed Word Integers</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EE:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EE:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:EE:11 xmmreg1 xmmreglo3       |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:EE:mod xmmreg1 r/m            |
| <b>VPMASB — Maximum of Packed Signed Byte Integers</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:DE:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:DE:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:DE:11 xmmreg1 xmmreglo3       |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:DE:mod xmmreg1 r/m            |
| <b>VPINSW — Minimum of Packed Signed Word Integers</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EA:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EA:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:EA:11 xmmreg1 xmmreglo3       |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:EA:mod xmmreg1 r/m            |
| <b>VPINUB — Minimum of Packed Unsigned Byte Integers</b>                 |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:DA:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:DA:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:DA:11 xmmreg1 xmmreglo3       |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:DA:mod xmmreg1 r/m            |
| <b>VPMOVMASKB — Move Byte Mask</b>                                       |   |
| xmmreg1 to reg   | C4: rxb0_1: w_F 001:D7:11 reg xmmreg1             |
| xmmreg1 to reg   | C5: r_F 001:D7:11 reg xmmreg1                     |
| <b>VPULHUW — Multiply Packed Unsigned Integers and Store High Result</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E4:11 xmmreg1 xmmreg3   |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E4:mod xmmreg1 r/m      |
| xmmreglo2 with xmmreglo3 to xmmreg1                                      | C5: r_xmmreglo2 001:E4:11 xmmreg1 xmmreglo3       |

| Instruction and Format   | Encoding  |
|--|---|
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:E4:mod xmmreg1 r/m          |
| <b>VPMULHW — Multiply Packed Signed Integers and Store High Result</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E5:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E5:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:E5:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:E5:mod xmmreg1 r/m          |
| <b>VPMULLW — Multiply Packed Signed Integers and Store Low Result</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D5:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D5:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:D5:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:D5:mod xmmreg1 r/m          |
| <b>VPMULUDQ — Multiply Packed Unsigned Doubleword Integers</b>         |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F4:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F4:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:F4:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:F4:mod xmmreg1 r/m          |
| <b>VPOR — Bitwise Logical OR</b>                                       |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EB:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EB:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:EB:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:EB:mod xmmreg1 r/m          |
| <b>VPSADBW — Compute Sum of Absolute Differences</b>                   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F6:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:F6:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:F6:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:F6:mod xmmreg1 r/m          |
| <b>VPSHUFD — Shuffle Packed Doublewords</b>                            |   |
| xmmreg2 to xmmreg1 using imm   | C4: rxb0_1: w_F 001:70:11 xmmreg1 xmmreg2: imm  |
| mem to xmmreg1 using imm   | C4: rxb0_1: w_F 001:70:mod xmmreg1 r/m: imm     |
| xmmreglo to xmmreg1 using imm  | C5: r_F 001:70:11 xmmreg1 xmmreglo: imm         |
| mem to xmmreg1 using imm   | C5: r_F 001:70:mod xmmreg1 r/m: imm             |
| <b>VPSHUFW — Shuffle Packed High Words</b>                             |   |
| xmmreg2 to xmmreg1 using imm   | C4: rxb0_1: w_F 010:70:11 xmmreg1 xmmreg2: imm  |
| mem to xmmreg1 using imm   | C4: rxb0_1: w_F 010:70:mod xmmreg1 r/m: imm     |
| xmmreglo to xmmreg1 using imm  | C5: r_F 010:70:11 xmmreg1 xmmreglo: imm         |
| mem to xmmreg1 using imm   | C5: r_F 010:70:mod xmmreg1 r/m: imm             |
| <b>VPSHUFLW — Shuffle Packed Low Words</b>                             |   |
| xmmreg2 to xmmreg1 using imm   | C4: rxb0_1: w_F 011:70:11 xmmreg1 xmmreg2: imm  |
| mem to xmmreg1 using imm   | C4: rxb0_1: w_F 011:70:mod xmmreg1 r/m: imm     |

| Instruction and Format                              | Encoding  |
|---|---|
| xmmreglo to xmmreg1 using imm                       | C5: r_F 011:70:11 xmmreg1 xmmreglo: imm         |
| mem to xmmreg1 using imm                            | C5: r_F 011:70:mod xmmreg1 r/m: imm             |
| <b>VPSLLDQ — Shift Double Quadword Left Logical</b> |   |
| xmmreg2 to xmmreg1 using imm                        | C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm                       | C5: r_F 001:73:11 xmmreg1 xmmreglo: imm         |
| <b>VPSLLW — Shift Packed Data Left Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                     | C4: rxb0_1: w xmmreg2 001:F1:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                         | C4: rxb0_1: w xmmreg2 001:F1:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                 | C5: r_xmmreglo2 001:F1:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                       | C5: r_xmmreglo2 001:F1:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                       | C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                      | C5: r_F 001:71:11 xmmreg1 xmmreglo: imm         |
| <b>VPSLLD — Shift Packed Data Left Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                     | C4: rxb0_1: w xmmreg2 001:F2:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                         | C4: rxb0_1: w xmmreg2 001:F2:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                 | C5: r_xmmreglo2 001:F2:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                       | C5: r_xmmreglo2 001:F2:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                       | C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                      | C5: r_F 001:72:11 xmmreg1 xmmreglo: imm         |
| <b>VPSLLQ — Shift Packed Data Left Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                     | C4: rxb0_1: w xmmreg2 001:F3:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                         | C4: rxb0_1: w xmmreg2 001:F3:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                 | C5: r_xmmreglo2 001:F3:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                       | C5: r_xmmreglo2 001:F3:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                       | C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                      | C5: r_F 001:73:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRAW — Shift Packed Data Right Arithmetic</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1                     | C4: rxb0_1: w xmmreg2 001:E1:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                         | C4: rxb0_1: w xmmreg2 001:E1:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                 | C5: r_xmmreglo2 001:E1:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                       | C5: r_xmmreglo2 001:E1:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                       | C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                      | C5: r_F 001:71:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRAD — Shift Packed Data Right Arithmetic</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1                     | C4: rxb0_1: w xmmreg2 001:E2:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                         | C4: rxb0_1: w xmmreg2 001:E2:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                 | C5: r_xmmreglo2 001:E2:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                       | C5: r_xmmreglo2 001:E2:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                       | C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm  |

| Instruction and Format                               | Encoding  |
|--|---|
| xmmreglo to xmmreg1 using imm8                       | C5: r_F 001:72:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRLDQ — Shift Double Quadword Right Logical</b> |   |
| xmmreg2 to xmmreg1 using imm8                        | C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                       | C5: r_F 001:73:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRLW — Shift Packed Data Right Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:D1:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:D1:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:D1:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                        | C5: r_xmmreglo2 001:D1:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                        | C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                       | C5: r_F 001:71:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRLD — Shift Packed Data Right Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:D2:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:D2:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:D2:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                        | C5: r_xmmreglo2 001:D2:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                        | C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                       | C5: r_F 001:72:11 xmmreg1 xmmreglo: imm         |
| <b>VPSRLQ — Shift Packed Data Right Logical</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:D3:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:D3:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:D3:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                        | C5: r_xmmreglo2 001:D3:mod xmmreg1 r/m          |
| xmmreg2 to xmmreg1 using imm8                        | C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm  |
| xmmreglo to xmmreg1 using imm8                       | C5: r_F 001:73:11 xmmreg1 xmmreglo: imm         |
| <b>VPSUBB — Subtract Packed Integers</b>             |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:F8:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:F8:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:F8:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                        | C5: r_xmmreglo2 001:F8:mod xmmreg1 r/m          |
| <b>VPSUBW — Subtract Packed Integers</b>             |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:F9:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:F9:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:F9:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1                        | C5: r_xmmreglo2 001:F9:mod xmmreg1 r/m          |
| <b>VPSUBD — Subtract Packed Integers</b>             |   |
| xmmreg2 with xmmreg3 to xmmreg1                      | C4: rxb0_1: w xmmreg2 001:FA:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1                          | C4: rxb0_1: w xmmreg2 001:FA:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1                  | C5: r_xmmreglo2 001:FA:11 xmmreg1 xmmreglo3     |



| Instruction and Format   | Encoding  |
|--|---|
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:FA:mod xmmreg1 r/m          |
| <b>VPSUBQ — Subtract Packed Quadword Integers</b>                            |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:FB:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:FB:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:FB:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:FB:mod xmmreg1 r/m          |
| <b>VPSUBSB — Subtract Packed Signed Integers with Signed Saturation</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E8:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E8:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:E8:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:E8:mod xmmreg1 r/m          |
| <b>VPSUBSW — Subtract Packed Signed Integers with Signed Saturation</b>      |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E9:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:E9:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:E9:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:E9:mod xmmreg1 r/m          |
| <b>VPSUBUSB — Subtract Packed Unsigned Integers with Unsigned Saturation</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D8:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D8:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:D8:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:D8:mod xmmreg1 r/m          |
| <b>VPSUBUSW — Subtract Packed Unsigned Integers with Unsigned Saturation</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D9:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:D9:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:D9:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:D9:mod xmmreg1 r/m          |
| <b>VPUNPCKHBW — Unpack High Data</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:68:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:68:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:68:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:68:mod xmmreg1 r/m          |
| <b>VPUNPCKHWD — Unpack High Data</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:69:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:69:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:69:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:69:mod xmmreg1 r/m          |
| <b>VPUNPCKHDQ — Unpack High Data</b>   |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6A:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6A:mod xmmreg1 r/m    |

| Instruction and Format   | Encoding   |
|--|--|
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:6A:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:6A:mod xmmreg1 r/m               |
| <b>VPUNPCKHQDQ — Unpack High Data</b>                                  |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6D:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6D:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:6D:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:6D:mod xmmreg1 r/m               |
| <b>VPUNPCKLBW — Unpack Low Data</b>                                    |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:60:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:60:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:60:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:60:mod xmmreg1 r/m               |
| <b>VPUNPCKLWD — Unpack Low Data</b>                                    |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:61:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:61:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:61:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:61:mod xmmreg1 r/m               |
| <b>VPUNPCKLDQ — Unpack Low Data</b>                                    |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:62:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:62:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:62:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:62:mod xmmreg1 r/m               |
| <b>VPUNPCKLQDQ — Unpack Low Data</b>                                   |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6C:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:6C:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:6C:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:6C:mod xmmreg1 r/m               |
| <b>VPXOR — Logical Exclusive OR</b>                                    |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EF:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:EF:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1                                    | C5: r_xmmreglo2 001:EF:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:EF:mod xmmreg1 r/m               |
| <b>VSHUFPD — Shuffle Packed Double-Precision Floating-Point Values</b> |  |
| xmmreg2 with xmmreg3 to xmmreg1 using imm8                             | C4: rxb0_1: w xmmreg2 001:C6:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1 using imm8                                 | C4: rxb0_1: w xmmreg2 001:C6:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1 using imm8                         | C5: r_xmmreglo2 001:C6:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1 using imm8                               | C5: r_xmmreglo2 001:C6:mod xmmreg1 r/m: imm          |
| ymmreg2 with ymmreg3 to ymmreg1 using imm8                             | C4: rxb0_1: w ymmreg2 101:C6:11 ymmreg1 ymmreg3: imm |
| ymmreg2 with mem to ymmreg1 using imm8                                 | C4: rxb0_1: w ymmreg2 101:C6:mod ymmreg1 r/m: imm    |

| Instruction and Format   | Encoding   |
|--|--|
| ymmreglo2 with ymmreglo3 to ymmreg1 using imm8   | C5: r_ymmreglo2 101:C6:11 ymmreg1 ymmreglo3: imm |
| ymmreglo2 with mem to ymmreg1 using imm8   | C5: r_ymmreglo2 101:C6:mod ymmreg1 r/m: imm      |
| <b>VSQRTPD — Compute Square Roots of Packed Double-Precision Floating-Point Values</b>           |  |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 001:51:11 xmmreg1 xmmreg2        |
| mem to xmmreg1   | C4: rxb0_1: w_F 001:51:mod xmmreg1 r/m           |
| xmmreglo to xmmreg1  | C5: r_F 001:51:11 xmmreg1 xmmreglo               |
| mem to xmmreg1   | C5: r_F 001:51:mod xmmreg1 r/m                   |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 101:51:11 ymmreg1 ymmreg2        |
| mem to ymmreg1   | C4: rxb0_1: w_F 101:51:mod ymmreg1 r/m           |
| ymmreglo to ymmreg1  | C5: r_F 101:51:11 ymmreg1 ymmreglo               |
| mem to ymmreg1   | C5: r_F 101:51:mod ymmreg1 r/m                   |
| <b>VSQRTSD — Compute Square Root of Scalar Double-Precision Floating-Point Value</b>             |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:51:11 xmmreg1 xmmreg3  |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:51:mod xmmreg1 r/m     |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 011:51:11 xmmreg1 xmmreglo3      |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 011:51:mod xmmreg1 r/m           |
| <b>VSUBPD — Subtract Packed Double-Precision Floating-Point Values</b>                           |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5C:11 xmmreg1 xmmreg3  |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:5C:mod xmmreg1 r/m     |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:5C:11 xmmreg1 xmmreglo3      |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 001:5C:mod xmmreg1 r/m           |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5C:11 ymmreg1 ymmreg3  |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 101:5C:mod ymmreg1 r/m     |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 101:5C:11 ymmreg1 ymmreglo3      |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 101:5C:mod ymmreg1 r/m           |
| <b>VSUBSD — Subtract Scalar Double-Precision Floating-Point Values</b>                           |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5C:11 xmmreg1 xmmreg3  |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 011:5C:mod xmmreg1 r/m     |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 011:5C:11 xmmreg1 xmmreglo3      |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 011:5C:mod xmmreg1 r/m           |
| <b>VUCOMISD — Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 with xmmreg1, set EFLAGS   | C4: rxb0_1: w_F xmmreg1 001:2E:11 xmmreg2        |
| mem with xmmreg1, set EFLAGS   | C4: rxb0_1: w_F xmmreg1 001:2E:mod r/m           |
| xmmreglo with xmmreg1, set EFLAGS  | C5: r_F xmmreg1 001:2E:11 xmmreglo               |
| mem with xmmreg1, set EFLAGS   | C5: r_F xmmreg1 001:2E:mod r/m                   |
| <b>VUNPCKHPD — Unpack and Interleave High Packed Double-Precision Floating-Point Values</b>      |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 001:15:11 xmmreg1 xmmreg3  |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 001:15:mod xmmreg1 r/m     |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 001:15:11 xmmreg1 xmmreglo3      |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:15:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:15:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:15:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:15:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:15:mod ymmreg1 r/m          |
| <b>VUNPCKHPS — Unpack and Interleave High Packed Single-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:15:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:15:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:15:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:15:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:15:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:15:mod ymmreg1 r/m          |
| <b>VUNPCKLPD — Unpack and Interleave Low Packed Double-Precision Floating-Point Values</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:14:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:14:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:14:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:14:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:14:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:14:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:14:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:14:mod ymmreg1 r/m          |
| <b>VUNPCKLPS — Unpack and Interleave Low Packed Single-Precision Floating-Point Values</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:14:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:14:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:14:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:14:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:14:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:14:mod ymmreg1 r/m          |
| <b>VXORPD — Bitwise Logical XOR for Double-Precision Floating-Point Values</b>              |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 001:57:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 001:57:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 001:57:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 001:57:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 101:57:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 101:57:mod ymmreg1 r/m    |

| Instruction and Format  | Encoding   |
|---|--|
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 101:57:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 101:57:mod ymmreg1 r/m               |
| <b>VADDPS — Add Packed Single-Precision Floating-Point Values</b>                         |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:58:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:58:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:58:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:58:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:58:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:58:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:58:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:58:mod ymmreg1 r/m               |
| <b>VADDSS — Add Scalar Single-Precision Floating-Point Values</b>                         |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 010:58:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 010:58:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 010:58:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 010:58:mod xmmreg1 r/m               |
| <b>VANDPS — Bitwise Logical AND of Packed Single-Precision Floating-Point Values</b>      |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:54:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:54:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:54:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:54:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:54:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:54:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:54:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:54:mod ymmreg1 r/m               |
| <b>VANDNPS — Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</b> |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:55:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:55:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:55:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:55:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:55:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:55:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:55:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:55:mod ymmreg1 r/m               |
| <b>VCMPSS — Compare Packed Single-Precision Floating-Point Values</b>                     |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:C2:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:C2:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:C2:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 000:C2:mod xmmreg1 r/m: imm          |

| Instruction and Format  | Encoding   |
|---|--|
| ymmreg2 with ymmreg3 to ymmreg1   | C4: rxb0_1: w ymmreg2 100:C2:11 ymmreg1 ymmreg3: imm |
| ymmreg2 with mem to ymmreg1   | C4: rxb0_1: w ymmreg2 100:C2:mod ymmreg1 r/m: imm    |
| ymmreglo2 with ymmreglo3 to ymmreg1   | C5: r_ymmreglo2 100:C2:11 ymmreg1 ymmreglo3: imm     |
| ymmreglo2 with mem to ymmreg1   | C5: r_ymmreglo2 100:C2:mod ymmreg1 r/m: imm          |
| <b>VCMPS – Compare Scalar Single-Precision Floating-Point Values</b>                          |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 010:C2:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 010:C2:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 010:C2:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 010:C2:mod xmmreg1 r/m: imm          |
| <b>VCOMISS – Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 with xmmreg1  | C4: rxb0_1: w_F 000:2F:11 xmmreg1 xmmreg2            |
| mem with xmmreg1  | C4: rxb0_1: w_F 000:2F:mod xmmreg1 r/m               |
| xmmreglo with xmmreg1   | C5: r_F 000:2F:11 xmmreg1 xmmreglo                   |
| mem with xmmreg1  | C5: r_F 000:2F:mod xmmreg1 r/m                       |
| <b>VCVTSI2SS – Convert Dword Integer to Scalar Single-Precision FP Value</b>                  |  |
| xmmreg2 with reg to xmmreg1   | C4: rxb0_1: 0 xmmreg2 010:2A:11 xmmreg1 reg          |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: 0 xmmreg2 010:2A:mod xmmreg1 r/m         |
| xmmreglo2 with reglo to xmmreg1   | C5: r_xmmreglo2 010:2A:11 xmmreg1 reglo              |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 010:2A:mod xmmreg1 r/m               |
| xmmreg2 with reg to xmmreg1   | C4: rxb0_1: 1 xmmreg2 010:2A:11 xmmreg1 reg          |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: 1 xmmreg2 010:2A:mod xmmreg1 r/m         |
| <b>VCVTSS2SI – Convert Scalar Single-Precision FP Value to Dword Integer</b>                  |  |
| xmmreg1 to reg  | C4: rxb0_1: 0_F 010:2D:11 reg xmmreg1                |
| mem to reg  | C4: rxb0_1: 0_F 010:2D:mod reg r/m                   |
| xmmreglo to reg   | C5: r_F 010:2D:11 reg xmmreglo                       |
| mem to reg  | C5: r_F 010:2D:mod reg r/m                           |
| xmmreg1 to reg  | C4: rxb0_1: 1_F 010:2D:11 reg xmmreg1                |
| mem to reg  | C4: rxb0_1: 1_F 010:2D:mod reg r/m                   |
| <b>VCVTSS2SI – Convert with Truncation Scalar Single-Precision FP Value to Dword Integer</b>  |  |
| xmmreg1 to reg  | C4: rxb0_1: 0_F 010:2C:11 reg xmmreg1                |
| mem to reg  | C4: rxb0_1: 0_F 010:2C:mod reg r/m                   |
| xmmreglo to reg   | C5: r_F 010:2C:11 reg xmmreglo                       |
| mem to reg  | C5: r_F 010:2C:mod reg r/m                           |
| xmmreg1 to reg  | C4: rxb0_1: 1_F 010:2C:11 reg xmmreg1                |
| mem to reg  | C4: rxb0_1: 1_F 010:2C:mod reg r/m                   |
| <b>VDIVPS – Divide Packed Single-Precision Floating-Point Values</b>                          |  |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:5E:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1   | C4: rxb0_1: w xmmreg2 000:5E:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:5E:11 xmmreg1 xmmreglo3          |

| Instruction and Format   | Encoding  |
|--|---|
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:5E:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5E:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5E:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:5E:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:5E:mod ymmreg1 r/m          |
| <b>VDIVSS — Divide Scalar Single-Precision Floating-Point Values</b>         |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5E:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5E:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:5E:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:5E:mod xmmreg1 r/m          |
| <b>VLDMXCSR — Load MXCSR Register</b>  |   |
| mem to MXCSR reg   | C4: rxb0_1: w_F 000:AE:mod 011 r/m              |
| mem to MXCSR reg   | C5: r_F 000:AE:mod 011 r/m                      |
| <b>VMAXPS — Return Maximum Packed Single-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5F:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5F:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:5F:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:5F:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5F:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5F:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:5F:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:5F:mod ymmreg1 r/m          |
| <b>VMAXSS — Return Maximum Scalar Single-Precision Floating-Point Value</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5F:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5F:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:5F:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:5F:mod xmmreg1 r/m          |
| <b>VMINPS — Return Minimum Packed Single-Precision Floating-Point Values</b> |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5D:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:5D:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:5D:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5D:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5D:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:5D:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:5D:mod ymmreg1 r/m          |
| <b>VMINSS — Return Minimum Scalar Single-Precision Floating-Point Value</b>  |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5D:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5D:mod xmmreg1 r/m    |

| Instruction and Format  | Encoding  |
|---|---|
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 010:5D:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1   | C5: r_xmmreglo2 010:5D:mod xmmreg1 r/m          |
| <b>VMOVAPS— Move Aligned Packed Single-Precision Floating-Point Values</b>                    |   |
| xmmreg2 to xmmreg1  | C4: rxb0_1: w_F 000:28:11 xmmreg1 xmmreg2       |
| mem to xmmreg1  | C4: rxb0_1: w_F 000:28:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1   | C5: r_F 000:28:11 xmmreg1 xmmreglo              |
| mem to xmmreg1  | C5: r_F 000:28:mod xmmreg1 r/m                  |
| xmmreg1 to xmmreg2  | C4: rxb0_1: w_F 000:29:11 xmmreg2 xmmreg1       |
| xmmreg1 to mem  | C4: rxb0_1: w_F 000:29:mod r/m xmmreg1          |
| xmmreg1 to xmmreglo   | C5: r_F 000:29:11 xmmreglo xmmreg1              |
| xmmreg1 to mem  | C5: r_F 000:29:mod r/m xmmreg1                  |
| ymmreg2 to ymmreg1  | C4: rxb0_1: w_F 100:28:11 ymmreg1 ymmreg2       |
| mem to ymmreg1  | C4: rxb0_1: w_F 100:28:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1   | C5: r_F 100:28:11 ymmreg1 ymmreglo              |
| mem to ymmreg1  | C5: r_F 100:28:mod ymmreg1 r/m                  |
| ymmreg1 to ymmreg2  | C4: rxb0_1: w_F 100:29:11 ymmreg2 ymmreg1       |
| ymmreg1 to mem  | C4: rxb0_1: w_F 100:29:mod r/m ymmreg1          |
| ymmreg1 to ymmreglo   | C5: r_F 100:29:11 ymmreglo ymmreg1              |
| ymmreg1 to mem  | C5: r_F 100:29:mod r/m ymmreg1                  |
| <b>VMOVHPS — Move High Packed Single-Precision Floating-Point Values</b>                      |   |
| xmmreg1 with mem to xmmreg2   | C4: rxb0_1: w xmmreg1 000:16:mod xmmreg2 r/m    |
| xmmreg1 with mem to xmmreglo2   | C5: r_xmmreg1 000:16:mod xmmreglo2 r/m          |
| xmmreg1 to mem  | C4: rxb0_1: w_F 000:17:mod r/m xmmreg1          |
| xmmreglo to mem   | C5: r_F 000:17:mod r/m xmmreglo                 |
| <b>VMOVLHPS — Move Packed Single-Precision Floating-Point Values Low to High</b>              |   |
| xmmreg2 with xmmreg3 to xmmreg1   | C4: rxb0_1: w xmmreg2 000:16:11 xmmreg1 xmmreg3 |
| xmmreglo2 with xmmreglo3 to xmmreg1   | C5: r_xmmreglo2 000:16:11 xmmreg1 xmmreglo3     |
| <b>VMOVLPS — Move Low Packed Single-Precision Floating-Point Values</b>                       |   |
| xmmreg1 with mem to xmmreg2   | C4: rxb0_1: w xmmreg1 000:12:mod xmmreg2 r/m    |
| xmmreg1 with mem to xmmreglo2   | C5: r_xmmreg1 000:12:mod xmmreglo2 r/m          |
| xmmreg1 to mem  | C4: rxb0_1: w_F 000:13:mod r/m xmmreg1          |
| xmmreglo to mem   | C5: r_F 000:13:mod r/m xmmreglo                 |
| <b>VMOVMSKPS — Extract Packed Single-Precision Floating-Point Sign Mask</b>                   |   |
| xmmreg2 to reg  | C4: rxb0_1: w_F 000:50:11 reg xmmreg2           |
| xmmreglo to reg   | C5: r_F 000:50:11 reg xmmreglo                  |
| ymmreg2 to reg  | C4: rxb0_1: w_F 100:50:11 reg ymmreg2           |
| ymmreglo to reg   | C5: r_F 100:50:11 reg ymmreglo                  |
| <b>VMOVNTPS — Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</b> |   |
| xmmreg1 to mem  | C4: rxb0_1: w_F 000:2B:mod r/m xmmreg1          |



| Instruction and Format   | Encoding  |
|--|---|
| xmmreglo to mem  | C5: r_F 000:2B:mod r/m xmmreglo                 |
| ymmreg1 to mem   | C4: rxb0_1: w_F 100:2B:mod r/m ymmreg1          |
| ymmreglo to mem  | C5: r_F 100:2B:mod r/m ymmreglo                 |
| <b>VMOVSS — Move Scalar Single-Precision Floating-Point Values</b>           |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:10:11 xmmreg1 xmmreg3 |
| mem to xmmreg1   | C4: rxb0_1: w_F 010:10:mod xmmreg1 r/m          |
| xmmreg2 with xmmreg3 to xmmreg1  | C5: r_xmmreg2 010:10:11 xmmreg1 xmmreg3         |
| mem to xmmreg1   | C5: r_F 010:10:mod xmmreg1 r/m                  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:11:11 xmmreg1 xmmreg3 |
| xmmreg1 to mem   | C4: rxb0_1: w_F 010:11:mod r/m xmmreg1          |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:11:11 xmmreg1 xmmreglo3     |
| xmmreglo to mem  | C5: r_F 010:11:mod r/m xmmreglo                 |
| <b>VMOVUPS— Move Unaligned Packed Single-Precision Floating-Point Values</b> |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 000:10:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 000:10:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 000:10:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 000:10:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 100:10:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 100:10:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 100:10:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 100:10:mod ymmreg1 r/m                  |
| xmmreg1 to xmmreg2   | C4: rxb0_1: w_F 000:11:11 xmmreg2 xmmreg1       |
| xmmreg1 to mem   | C4: rxb0_1: w_F 000:11:mod r/m xmmreg1          |
| xmmreg1 to xmmreglo  | C5: r_F 000:11:11 xmmreglo xmmreg1              |
| xmmreg1 to mem   | C5: r_F 000:11:mod r/m xmmreg1                  |
| ymmreg1 to ymmreg2   | C4: rxb0_1: w_F 100:11:11 ymmreg2 ymmreg1       |
| ymmreg1 to mem   | C4: rxb0_1: w_F 100:11:mod r/m ymmreg1          |
| ymmreg1 to ymmreglo  | C5: r_F 100:11:11 ymmreglo ymmreg1              |
| ymmreg1 to mem   | C5: r_F 100:11:mod r/m ymmreg1                  |
| <b>VMULPS — Multiply Packed Single-Precision Floating-Point Values</b>       |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:59:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:59:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:59:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:59:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:59:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:59:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:59:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:59:mod ymmreg1 r/m          |
| <b>VMULSS — Multiply Scalar Single-Precision Floating-Point Values</b>       |   |

| Instruction and Format   | Encoding  |
|--|---|
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:59:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:59:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:59:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:59:mod xmmreg1 r/m          |
| <b>VORPS — Bitwise Logical OR of Single-Precision Floating-Point Values</b>                            |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:56:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:56:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:56:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:56:mod xmmreg1 r/m          |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:56:11 ymmreg1 ymmreg3 |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:56:mod ymmreg1 r/m    |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:56:11 ymmreg1 ymmreglo3     |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:56:mod ymmreg1 r/m          |
| <b>VRCPPS — Compute Reciprocals of Packed Single-Precision Floating-Point Values</b>                   |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 000:53:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 000:53:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 000:53:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 000:53:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 100:53:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 100:53:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 100:53:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 100:53:mod ymmreg1 r/m                  |
| <b>VRCPSS — Compute Reciprocal of Scalar Single-Precision Floating-Point Values</b>                    |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:53:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:53:mod xmmreg1 r/m    |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:53:11 xmmreg1 xmmreglo3     |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:53:mod xmmreg1 r/m          |
| <b>VRSQRTPS — Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</b> |   |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 000:52:11 xmmreg1 xmmreg2       |
| mem to xmmreg1   | C4: rxb0_1: w_F 000:52:mod xmmreg1 r/m          |
| xmmreglo to xmmreg1  | C5: r_F 000:52:11 xmmreg1 xmmreglo              |
| mem to xmmreg1   | C5: r_F 000:52:mod xmmreg1 r/m                  |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 100:52:11 ymmreg1 ymmreg2       |
| mem to ymmreg1   | C4: rxb0_1: w_F 100:52:mod ymmreg1 r/m          |
| ymmreglo to ymmreg1  | C5: r_F 100:52:11 ymmreg1 ymmreglo              |
| mem to ymmreg1   | C5: r_F 100:52:mod ymmreg1 r/m                  |
| <b>VRSQRTSS — Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</b>    |   |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:52:11 xmmreg1 xmmreg3 |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:52:mod xmmreg1 r/m    |

| Instruction and Format   | Encoding   |
|--|--|
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:52:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:52:mod xmmreg1 r/m               |
| <b>VSUFPS — Shuffle Packed Single-Precision Floating-Point Values</b>                  |  |
| xmmreg2 with xmmreg3 to xmmreg1, imm8  | C4: rxb0_1: w xmmreg2 000:C6:11 xmmreg1 xmmreg3: imm |
| xmmreg2 with mem to xmmreg1, imm8  | C4: rxb0_1: w xmmreg2 000:C6:mod xmmreg1 r/m: imm    |
| xmmreglo2 with xmmreglo3 to xmmreg1, imm8  | C5: r_xmmreglo2 000:C6:11 xmmreg1 xmmreglo3: imm     |
| xmmreglo2 with mem to xmmreg1, imm8  | C5: r_xmmreglo2 000:C6:mod xmmreg1 r/m: imm          |
| ymmreg2 with ymmreg3 to ymmreg1, imm8  | C4: rxb0_1: w ymmreg2 100:C6:11 ymmreg1 ymmreg3: imm |
| ymmreg2 with mem to ymmreg1, imm8  | C4: rxb0_1: w ymmreg2 100:C6:mod ymmreg1 r/m: imm    |
| ymmreglo2 with ymmreglo3 to ymmreg1, imm8  | C5: r_ymmreglo2 100:C6:11 ymmreg1 ymmreglo3: imm     |
| ymmreglo2 with mem to ymmreg1, imm8  | C5: r_ymmreglo2 100:C6:mod ymmreg1 r/m: imm          |
| <b>VSQRTPS — Compute Square Roots of Packed Single-Precision Floating-Point Values</b> |  |
| xmmreg2 to xmmreg1   | C4: rxb0_1: w_F 000:51:11 xmmreg1 xmmreg2            |
| mem to xmmreg1   | C4: rxb0_1: w_F 000:51:mod xmmreg1 r/m               |
| xmmreglo to xmmreg1  | C5: r_F 000:51:11 xmmreg1 xmmreglo                   |
| mem to xmmreg1   | C5: r_F 000:51:mod xmmreg1 r/m                       |
| ymmreg2 to ymmreg1   | C4: rxb0_1: w_F 100:51:11 ymmreg1 ymmreg2            |
| mem to ymmreg1   | C4: rxb0_1: w_F 100:51:mod ymmreg1 r/m               |
| ymmreglo to ymmreg1  | C5: r_F 100:51:11 ymmreg1 ymmreglo                   |
| mem to ymmreg1   | C5: r_F 100:51:mod ymmreg1 r/m                       |
| <b>VSQRTSS — Compute Square Root of Scalar Single-Precision Floating-Point Value</b>   |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:51:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:51:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:51:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:51:mod xmmreg1 r/m               |
| <b>VSTMXCSR — Store MXCSR Register State</b>   |  |
| MXCSR to mem   | C4: rxb0_1: w_F 000:AE:mod 011 r/m                   |
| MXCSR to mem   | C5: r_F 000:AE:mod 011 r/m                           |
| <b>VSUBPS — Subtract Packed Single-Precision Floating-Point Values</b>                 |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5C:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:5C:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:5C:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:5C:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5C:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:5C:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:5C:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:5C:mod ymmreg1 r/m               |
| <b>VSUBSS — Subtract Scalar Single-Precision Floating-Point Values</b>                 |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5C:11 xmmreg1 xmmreg3      |

| Instruction and Format   | Encoding   |
|--|--|
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 010:5C:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 010:5C:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 010:5C:mod xmmreg1 r/m               |
| <b>VUCOMISS — Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</b> |  |
| xmmreg2 with xmmreg1   | C4: rxb0_1: w_F 000:2E:11 xmmreg1 xmmreg2            |
| mem with xmmreg1   | C4: rxb0_1: w_F 000:2E:mod xmmreg1 r/m               |
| xmmreglo with xmmreg1  | C5: r_F 000:2E:11 xmmreg1 xmmreglo                   |
| mem with xmmreg1   | C5: r_F 000:2E:mod xmmreg1 r/m                       |
| <b>UNPCKHPS — Unpack and Interleave High Packed Single-Precision Floating-Point Values</b>       |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:15:mod xmmreg1 r/m         |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:15:mod ymmreg1 r/m         |
| <b>UNPCKLPS — Unpack and Interleave Low Packed Single-Precision Floating-Point Value</b>         |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:14:mod xmmreg1 r/m         |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:14:mod ymmreg1 r/m         |
| <b>VXORPS — Bitwise Logical XOR for Single-Precision Floating-Point Values</b>                   |  |
| xmmreg2 with xmmreg3 to xmmreg1  | C4: rxb0_1: w xmmreg2 000:57:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1  | C4: rxb0_1: w xmmreg2 000:57:mod xmmreg1 r/m         |
| xmmreglo2 with xmmreglo3 to xmmreg1  | C5: r_xmmreglo2 000:57:11 xmmreg1 xmmreglo3          |
| xmmreglo2 with mem to xmmreg1  | C5: r_xmmreglo2 000:57:mod xmmreg1 r/m               |
| ymmreg2 with ymmreg3 to ymmreg1  | C4: rxb0_1: w ymmreg2 100:57:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1  | C4: rxb0_1: w ymmreg2 100:57:mod ymmreg1 r/m         |
| ymmreglo2 with ymmreglo3 to ymmreg1  | C5: r_ymmreglo2 100:57:11 ymmreg1 ymmreglo3          |
| ymmreglo2 with mem to ymmreg1  | C5: r_ymmreglo2 100:57:mod ymmreg1 r/m               |
| <b>VBROADCAST — Load with Broadcast</b>  |  |
| mem to xmmreg1   | C4: rxb0_2: 0_F 001:18:mod xmmreg1 r/m               |
| mem to ymmreg1   | C4: rxb0_2: 0_F 101:18:mod ymmreg1 r/m               |
| mem to ymmreg1   | C4: rxb0_2: 0_F 101:19:mod ymmreg1 r/m               |
| mem to ymmreg1   | C4: rxb0_2: 0_F 101:1A:mod ymmreg1 r/m               |
| <b>VEXTRACTF128 — Extract Packed Floating-Point Values</b>                                       |  |
| ymmreg2 to xmmreg1, imm8   | C4: rxb0_3: 0_F 001:19:11 xmmreg1 ymmreg2: imm       |
| ymmreg2 to mem, imm8   | C4: rxb0_3: 0_F 001:19:mod r/m ymmreg2: imm          |
| <b>VINSERTF128 — Insert Packed Floating-Point Values</b>   |  |
| xmmreg3 and merge with ymmreg2 to ymmreg1, imm8  | C4: rxb0_3: 0 ymmreg2 101:18:11 ymmreg1 xmmreg3: imm |
| mem and merge with ymmreg2 to ymmreg1, imm8  | C4: rxb0_3: 0 ymmreg2 101:18:mod ymmreg1 r/m: imm    |
| <b>VPERMILPD — Permute Double-Precision Floating-Point Values</b>                                |  |

| Instruction and Format  | Encoding   |
|---|--|
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_2: 0 xmmreg2 001:0D:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_2: 0 xmmreg2 001:0D:mod xmmreg1 r/m         |
| ymmreg2 with ymmreg3 to ymmreg1                                   | C4: rxb0_2: 0 ymmreg2 101:0D:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1                                       | C4: rxb0_2: 0 ymmreg2 101:0D:mod ymmreg1 r/m         |
| xmmreg2 to xmmreg1, imm   | C4: rxb0_3: 0_F 001:05:11 xmmreg1 xmmreg2: imm       |
| mem to xmmreg1, imm   | C4: rxb0_3: 0_F 001:05:mod xmmreg1 r/m: imm          |
| ymmreg2 to ymmreg1, imm   | C4: rxb0_3: 0_F 101:05:11 ymmreg1 ymmreg2: imm       |
| mem to ymmreg1, imm   | C4: rxb0_3: 0_F 101:05:mod ymmreg1 r/m: imm          |
| <b>VPERMILPS — Permute Single-Precision Floating-Point Values</b> |  |
| xmmreg2 with xmmreg3 to xmmreg1                                   | C4: rxb0_2: 0 xmmreg2 001:0C:11 xmmreg1 xmmreg3      |
| xmmreg2 with mem to xmmreg1                                       | C4: rxb0_2: 0 xmmreg2 001:0C:mod xmmreg1 r/m         |
| xmmreg2 to xmmreg1, imm   | C4: rxb0_3: 0_F 001:04:11 xmmreg1 xmmreg2: imm       |
| mem to xmmreg1, imm   | C4: rxb0_3: 0_F 001:04:mod xmmreg1 r/m: imm          |
| ymmreg2 with ymmreg3 to ymmreg1                                   | C4: rxb0_2: 0 ymmreg2 101:0C:11 ymmreg1 ymmreg3      |
| ymmreg2 with mem to ymmreg1                                       | C4: rxb0_2: 0 ymmreg2 101:0C:mod ymmreg1 r/m         |
| ymmreg2 to ymmreg1, imm   | C4: rxb0_3: 0_F 101:04:11 ymmreg1 ymmreg2: imm       |
| mem to ymmreg1, imm   | C4: rxb0_3: 0_F 101:04:mod ymmreg1 r/m: imm          |
| <b>VPERM2F128 — Permute Floating-Point Values</b>                 |  |
| ymmreg2 with ymmreg3 to ymmreg1                                   | C4: rxb0_3: 0 ymmreg2 101:06:11 ymmreg1 ymmreg3: imm |
| ymmreg2 with mem to ymmreg1                                       | C4: rxb0_3: 0 ymmreg2 101:06:mod ymmreg1 r/m: imm    |
| <b>VTESTPD/VTESTPS — Packed Bit Test</b>                          |  |
| xmmreg2 to xmmreg1  | C4: rxb0_2: 0_F 001:0E:11 xmmreg2 xmmreg1            |
| mem to xmmreg1  | C4: rxb0_2: 0_F 001:0E:mod xmmreg2 r/m               |
| ymmreg2 to ymmreg1  | C4: rxb0_2: 0_F 101:0E:11 ymmreg2 ymmreg1            |
| mem to ymmreg1  | C4: rxb0_2: 0_F 101:0E:mod ymmreg2 r/m               |
| xmmreg2 to xmmreg1  | C4: rxb0_2: 0_F 001:0F:11 xmmreg1 xmmreg2: imm       |
| mem to xmmreg1  | C4: rxb0_2: 0_F 001:0F:mod xmmreg1 r/m: imm          |
| ymmreg2 to ymmreg1  | C4: rxb0_2: 0_F 101:0F:11 ymmreg1 ymmreg2: imm       |
| mem to ymmreg1  | C4: rxb0_2: 0_F 101:0F:mod ymmreg1 r/m: imm          |

**NOTES:**

1. The term “lo” refers to the lower eight registers, 0-7

## B.17 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS

Table B-38 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

**Table B-38. General Floating-Point Instruction Formats**

|   | Instruction |     |   |     |             |   |     |     |   |       | Optional Fields |       |      |
|---|-------------|-----|---|-----|-------------|---|-----|-----|---|-------|-----------------|-------|------|
|   | First Byte  |     |   |     | Second Byte |   |     |     |   |       |                 |       |      |
| 1 | 11011       | OPA |   | 1   | mod         |   | 1   | OPB |   | r/m   |                 | s-i-b | disp |
| 2 | 11011       | MF  |   | OPA | mod         |   | OPB |     |   | r/m   |                 | s-i-b | disp |
| 3 | 11011       | d   | P | OPA | 1           | 1 | OPB | R   |   | ST(i) |                 |       |      |
| 4 | 11011       | 0   | 0 | 1   | 1           | 1 | 1   | OP  |   |       |                 |       |      |
| 5 | 11011       | 0   | 1 | 1   | 1           | 1 | 1   | OP  |   |       |                 |       |      |
|   | 15-11       | 10  | 9 | 8   | 7           | 6 | 5   | 4   | 3 | 2     | 1               | 0     |      |

MF = Memory Format

00 — 32-bit real

01 — 32-bit integer

10 — 64-bit real

11 — 16-bit integer

P = Pop

0 — Do not pop stack

1 — Pop stack after operation

d = Destination

0 — Destination is ST(0)

1 — Destination is ST(i)

R XOR d = 0 — Destination OP Source

R XOR d = 1 — Source OP Destination

ST(i) = Register stack element *i*

000 = Stack Top

001 = Second stack element

.

.

.

111 = Eighth stack element

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.

Table B-39 shows the formats and encodings of the floating-point instructions.

**Table B-39. Floating-Point Instruction Formats and Encodings**

| Instruction and Format                            | Encoding                 |
|---|--------------------------|
| <b>F2XM1 - Compute <math>2^{ST(0)} - 1</math></b> | 11011 001 : 1111 0000    |
| <b>FABS - Absolute Value</b>                      | 11011 001 : 1110 0001    |
| <b>FADD - Add</b>                                 |                          |
| ST(0) := ST(0) + 32-bit memory                    | 11011 000 : mod 000 r/m  |
| ST(0) := ST(0) + 64-bit memory                    | 11011 100 : mod 000 r/m  |
| ST(d) := ST(0) + ST(i)                            | 11011 d00 : 11 000 ST(i) |
| <b>FADDP - Add and Pop</b>                        |                          |
| ST(0) := ST(0) + ST(i)                            | 11011 110 : 11 000 ST(i) |
| <b>FBLD - Load Binary Coded Decimal</b>           | 11011 111 : mod 100 r/m  |
| <b>FBSTP - Store Binary Coded Decimal and Pop</b> | 11011 111 : mod 110 r/m  |
| <b>FCHS - Change Sign</b>                         | 11011 001 : 1110 0000    |
| <b>FCLEX - Clear Exceptions</b>                   | 11011 011 : 1110 0010    |
| <b>FCOM - Compare Real</b>                        |                          |

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

| Instruction and Format                            | Encoding                 |
|---|--------------------------|
| 32-bit memory                                     | 11011 000 : mod 010 r/m  |
| 64-bit memory                                     | 11011 100 : mod 010 r/m  |
| ST(i)   | 11011 000 : 11 010 ST(i) |
| <b>FCOMP – Compare Real and Pop</b>               |                          |
| 32-bit memory                                     | 11011 000 : mod 011 r/m  |
| 64-bit memory                                     | 11011 100 : mod 011 r/m  |
| ST(i)   | 11011 000 : 11 011 ST(i) |
| <b>FCOMPP – Compare Real and Pop Twice</b>        | 11011 110 : 11 011 001   |
| <b>FCOMIP – Compare Real, Set EFLAGS, and Pop</b> | 11011 111 : 11 110 ST(i) |
| <b>FCOS – Cosine of ST(0)</b>                     | 11011 001 : 1111 1111    |
| <b>FDECSTP – Decrement Stack-Top Pointer</b>      | 11011 001 : 1111 0110    |
| <b>FDIV – Divide</b>                              |                          |
| ST(0) := ST(0) ÷ 32-bit memory                    | 11011 000 : mod 110 r/m  |
| ST(0) := ST(0) ÷ 64-bit memory                    | 11011 100 : mod 110 r/m  |
| ST(d) := ST(0) ÷ ST(i)                            | 11011 d00 : 1111 R ST(i) |
| <b>FDIVP – Divide and Pop</b>                     |                          |
| ST(0) := ST(0) ÷ ST(i)                            | 11011 110 : 1111 1 ST(i) |
| <b>FDIVR – Reverse Divide</b>                     |                          |
| ST(0) := 32-bit memory ÷ ST(0)                    | 11011 000 : mod 111 r/m  |
| ST(0) := 64-bit memory ÷ ST(0)                    | 11011 100 : mod 111 r/m  |
| ST(d) := ST(i) ÷ ST(0)                            | 11011 d00 : 1111 R ST(i) |
| <b>FDIVRP – Reverse Divide and Pop</b>            |                          |
| ST(0) := ST(i) ÷ ST(0)                            | 11011 110 : 1111 0 ST(i) |
| <b>FFREE – Free ST(i) Register</b>                | 11011 101 : 1100 0 ST(i) |
| <b>FIADD – Add Integer</b>                        |                          |
| ST(0) := ST(0) + 16-bit memory                    | 11011 110 : mod 000 r/m  |
| ST(0) := ST(0) + 32-bit memory                    | 11011 010 : mod 000 r/m  |
| <b>FICOM – Compare Integer</b>                    |                          |
| 16-bit memory                                     | 11011 110 : mod 010 r/m  |
| 32-bit memory                                     | 11011 010 : mod 010 r/m  |
| <b>FICOMP – Compare Integer and Pop</b>           |                          |
| 16-bit memory                                     | 11011 110 : mod 011 r/m  |
| 32-bit memory                                     | 11011 010 : mod 011 r/m  |
| <b>FIDIV – Divide</b>                             |                          |
| ST(0) := ST(0) ÷ 16-bit memory                    | 11011 110 : mod 110 r/m  |
| ST(0) := ST(0) ÷ 32-bit memory                    | 11011 010 : mod 110 r/m  |
| <b>FIDIVR – Reverse Divide</b>                    |                          |
| ST(0) := 16-bit memory ÷ ST(0)                    | 11011 110 : mod 111 r/m  |

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

| Instruction and Format  | Encoding                   |
|---|----------------------------|
| $ST(0) := 32\text{-bit memory} \div ST(0)$                    | 11011 010 : mod 111 r/m    |
| <b>FILD - Load Integer</b>                                    |                            |
| 16-bit memory   | 11011 111 : mod 000 r/m    |
| 32-bit memory   | 11011 011 : mod 000 r/m    |
| 64-bit memory   | 11011 111 : mod 101 r/m    |
| <b>FIMUL - Multiply</b>                                       |                            |
| $ST(0) := ST(0) \times 16\text{-bit memory}$                  | 11011 110 : mod 001 r/m    |
| $ST(0) := ST(0) \times 32\text{-bit memory}$                  | 11011 010 : mod 001 r/m    |
| <b>FINCSTP - Increment Stack Pointer</b>                      | 11011 001 : 1111 0111      |
| <b>FINIT - Initialize Floating-Point Unit</b>                 |                            |
| <b>FIST - Store Integer</b>                                   |                            |
| 16-bit memory   | 11011 111 : mod 010 r/m    |
| 32-bit memory   | 11011 011 : mod 010 r/m    |
| <b>FISTP - Store Integer and Pop</b>                          |                            |
| 16-bit memory   | 11011 111 : mod 011 r/m    |
| 32-bit memory   | 11011 011 : mod 011 r/m    |
| 64-bit memory   | 11011 111 : mod 111 r/m    |
| <b>FISUB - Subtract</b>                                       |                            |
| $ST(0) := ST(0) - 16\text{-bit memory}$                       | 11011 110 : mod 100 r/m    |
| $ST(0) := ST(0) - 32\text{-bit memory}$                       | 11011 010 : mod 100 r/m    |
| <b>FISUBR - Reverse Subtract</b>                              |                            |
| $ST(0) := 16\text{-bit memory} - ST(0)$                       | 11011 110 : mod 101 r/m    |
| $ST(0) := 32\text{-bit memory} - ST(0)$                       | 11011 010 : mod 101 r/m    |
| <b>FLD - Load Real</b>  |                            |
| 32-bit memory   | 11011 001 : mod 000 r/m    |
| 64-bit memory   | 11011 101 : mod 000 r/m    |
| 80-bit memory   | 11011 011 : mod 101 r/m    |
| $ST(i)$   | 11011 001 : 11 000 $ST(i)$ |
| <b>FLD1 - Load +1.0 into ST(0)</b>                            | 11011 001 : 1110 1000      |
| <b>FLDCW - Load Control Word</b>                              | 11011 001 : mod 101 r/m    |
| <b>FLDENV - Load FPU Environment</b>                          | 11011 001 : mod 100 r/m    |
| <b>FLDL2E - Load <math>\log_2(\epsilon)</math> into ST(0)</b> | 11011 001 : 1110 1010      |
| <b>FLDL2T - Load <math>\log_2(10)</math> into ST(0)</b>       | 11011 001 : 1110 1001      |
| <b>FLDLG2 - Load <math>\log_{10}(2)</math> into ST(0)</b>     | 11011 001 : 1110 1100      |
| <b>FLDLN2 - Load <math>\log_e(2)</math> into ST(0)</b>        | 11011 001 : 1110 1101      |
| <b>FLDPI - Load <math>\pi</math> into ST(0)</b>               | 11011 001 : 1110 1011      |
| <b>FLDZ - Load +0.0 into ST(0)</b>                            | 11011 001 : 1110 1110      |
| <b>FMUL - Multiply</b>  |                            |



Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

| Instruction and Format                       | Encoding                 |
|--|--------------------------|
| $ST(0) := ST(0) \times 32\text{-bit memory}$ | 11011 000 : mod 001 r/m  |
| $ST(0) := ST(0) \times 64\text{-bit memory}$ | 11011 100 : mod 001 r/m  |
| $ST(d) := ST(0) \times ST(i)$                | 11011 d00 : 1100 1 ST(i) |
| <b>FMULP - Multiply</b>                      |                          |
| $ST(i) := ST(0) \times ST(i)$                | 11011 110 : 1100 1 ST(i) |
| <b>FNOP - No Operation</b>                   | 11011 001 : 1101 0000    |
| <b>FPATAN - Partial Arctangent</b>           | 11011 001 : 1111 0011    |
| <b>FPREM - Partial Remainder</b>             | 11011 001 : 1111 1000    |
| <b>FPREM1 - Partial Remainder (IEEE)</b>     | 11011 001 : 1111 0101    |
| <b>FPTAN - Partial Tangent</b>               | 11011 001 : 1111 0010    |
| <b>FRNDINT - Round to Integer</b>            | 11011 001 : 1111 1100    |
| <b>FRSTOR - Restore FPU State</b>            | 11011 101 : mod 100 r/m  |
| <b>FSAVE - Store FPU State</b>               | 11011 101 : mod 110 r/m  |
| <b>FSCALE - Scale</b>                        | 11011 001 : 1111 1101    |
| <b>FSIN - Sine</b>                           | 11011 001 : 1111 1110    |
| <b>FSINCOS - Sine and Cosine</b>             | 11011 001 : 1111 1011    |
| <b>FSQRT - Square Root</b>                   | 11011 001 : 1111 1010    |
| <b>FST - Store Real</b>                      |                          |
| 32-bit memory                                | 11011 001 : mod 010 r/m  |
| 64-bit memory                                | 11011 101 : mod 010 r/m  |
| $ST(i)$                                      | 11011 101 : 11 010 ST(i) |
| <b>FSTCW - Store Control Word</b>            | 11011 001 : mod 111 r/m  |
| <b>FSTENV - Store FPU Environment</b>        | 11011 001 : mod 110 r/m  |
| <b>FSTP - Store Real and Pop</b>             |                          |
| 32-bit memory                                | 11011 001 : mod 011 r/m  |
| 64-bit memory                                | 11011 101 : mod 011 r/m  |
| 80-bit memory                                | 11011 011 : mod 111 r/m  |
| $ST(i)$                                      | 11011 101 : 11 011 ST(i) |
| <b>FSTSW - Store Status Word into AX</b>     | 11011 111 : 1110 0000    |
| <b>FSTSW - Store Status Word into Memory</b> | 11011 101 : mod 111 r/m  |
| <b>FSUB - Subtract</b>                       |                          |
| $ST(0) := ST(0) - 32\text{-bit memory}$      | 11011 000 : mod 100 r/m  |
| $ST(0) := ST(0) - 64\text{-bit memory}$      | 11011 100 : mod 100 r/m  |
| $ST(d) := ST(0) - ST(i)$                     | 11011 d00 : 1110 R ST(i) |
| <b>FSUBP - Subtract and Pop</b>              |                          |
| $ST(0) := ST(0) - ST(i)$                     | 11011 110 : 1110 1 ST(i) |
| <b>FSUBR - Reverse Subtract</b>              |                          |
| $ST(0) := 32\text{-bit memory} - ST(0)$      | 11011 000 : mod 101 r/m  |

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

| Instruction and Format   | Encoding                             |
|--|--------------------------------------|
| ST(0) := 64-bit memory – ST(0)                                 | 11011 100 : mod 101 r/m              |
| ST(d) := ST(i) – ST(0)   | 11011 d00 : 1110 R ST(i)             |
| <b>FSUBRP – Reverse Subtract and Pop</b>                       |                                      |
| ST(i) := ST(i) – ST(0)   | 11011 110 : 1110 0 ST(i)             |
| <b>FTST – Test</b>   | 11011 001 : 1110 0100                |
| <b>FUCOM – Unordered Compare Real</b>                          | 11011 101 : 1110 0 ST(i)             |
| <b>FUCOMP – Unordered Compare Real and Pop</b>                 | 11011 101 : 1110 1 ST(i)             |
| <b>FUCOMPP – Unordered Compare Real and Pop Twice</b>          | 11011 010 : 1110 1001                |
| <b>FUCOMI – Unorderd Compare Real and Set EFLAGS</b>           | 11011 011 : 11 101 ST(i)             |
| <b>FUCOMIP – Unorderd Compare Real, Set EFLAGS, and Pop</b>    | 11011 111 : 11 101 ST(i)             |
| <b>FXAM – Examine</b>  | 11011 001 : 1110 0101                |
| <b>FXCH – Exchange ST(0) and ST(i)</b>                         | 11011 001 : 1100 1 ST(i)             |
| <b>FXTRACT – Extract Exponent and Significand</b>              | 11011 001 : 1111 0100                |
| <b>FYL2X – <math>ST(1) \times \log_2(ST(0))</math></b>         | 11011 001 : 1111 0001                |
| <b>FYL2XP1 – <math>ST(1) \times \log_2(ST(0) + 1.0)</math></b> | 11011 001 : 1111 1001                |
| <b>FWAIT – Wait until FPU Ready</b>                            | 1001 1011 (same instruction as WAIT) |

## B.18 VMX INSTRUCTIONS

Table B-40 describes virtual-machine extensions (VMX).

Table B-40. Encodings for VMX Instructions

| Instruction and Format   | Encoding   |
|--|--|
| <b>INVEPT—Invalidate Cached EPT Mappings</b>                     |  |
| Descriptor m128 according to reg                                 | 01100110 00001111 00111000 10000000: mod reg r/m |
| <b>INVVPID—Invalidate Cached VPID Mappings</b>                   |  |
| Descriptor m128 according to reg                                 | 01100110 00001111 00111000 10000001: mod reg r/m |
| <b>VMCALL—Call to VM Monitor</b>                                 |  |
| Call VMM: causes VM exit.  | 00001111 00000001 11000001                       |
| <b>VMCLEAR—Clear Virtual-Machine Control Structure</b>           |  |
| mem32:VMCS_data_ptr  | 01100110 00001111 11000111: mod 110 r/m          |
| mem64:VMCS_data_ptr  | 01100110 00001111 11000111: mod 110 r/m          |
| <b>VMFUNC—Invoke VM Function</b>                                 |  |
| Invoke VM function specified in EAX                              | 00001111 00000001 11010100                       |
| <b>VMLAUNCH—Launch Virtual Machine</b>                           |  |
| Launch VM managed by Current_VMCS                                | 00001111 00000001 11000010                       |
| <b>VMRESUME—Resume Virtual Machine</b>                           |  |
| Resume VM managed by Current_VMCS                                | 00001111 00000001 11000011                       |
| <b>VMPTRLD—Load Pointer to Virtual-Machine Control Structure</b> |  |
| mem32 to Current_VMCS_ptr  | 00001111 11000111: mod 110 r/m                   |

Table B-40. Encodings for VMX Instructions

| Instruction and Format  | Encoding                                |
|---|---|
| mem64 to Current_VMCS_ptr   | 00001111 11000111: mod 110 r/m          |
| <b>VMPTRST—Store Pointer to Virtual-Machine Control Structure</b> |   |
| Current_VMCS_ptr to mem32   | 00001111 11000111: mod 111 r/m          |
| Current_VMCS_ptr to mem64   | 00001111 11000111: mod 111 r/m          |
| <b>VMREAD—Read Field from Virtual-Machine Control Structure</b>   |   |
| r32 ( <i>VMCS_fieldn</i> ) to r32                                 | 00001111 01111000: 11 reg2 reg1         |
| r32 ( <i>VMCS_fieldn</i> ) to mem32                               | 00001111 01111000: mod r32 r/m          |
| r64 ( <i>VMCS_fieldn</i> ) to r64                                 | 00001111 01111000: 11 reg2 reg1         |
| r64 ( <i>VMCS_fieldn</i> ) to mem64                               | 00001111 01111000: mod r64 r/m          |
| <b>VMWRITE—Write Field to Virtual-Machine Control Structure</b>   |   |
| r32 to r32 ( <i>VMCS_fieldn</i> )                                 | 00001111 01111001: 11 reg1 reg2         |
| mem32 to r32 ( <i>VMCS_fieldn</i> )                               | 00001111 01111001: mod r32 r/m          |
| r64 to r64 ( <i>VMCS_fieldn</i> )                                 | 00001111 01111001: 11 reg1 reg2         |
| mem64 to r64 ( <i>VMCS_fieldn</i> )                               | 00001111 01111001: mod r64 r/m          |
| <b>VMXOFF—Leave VMX Operation</b>                                 |   |
| Leave VMX.  | 00001111 00000001 11000100              |
| <b>VMXON—Enter VMX Operation</b>                                  |   |
| Enter VMX.  | 11110011 00001111 11000111: mod 110 r/m |

## B.19 SMX INSTRUCTIONS

Table B-38 describes Safer Mode extensions (VMX). **GETSEC leaf functions are selected by a valid value in EAX on input.**

Table B-41. Encodings for SMX Instructions

| Instruction and Format  | Encoding                   |
|---|----------------------------|
| <b>GETSEC—GETSEC leaf functions are selected by the value in EAX on input</b> |                            |
| <i>GETSEC</i> [CAPABILITIES]  | 00001111 00110111 (EAX= 0) |
| <i>GETSEC</i> [ENTERACCS]   | 00001111 00110111 (EAX= 2) |
| <i>GETSEC</i> [EXITAC]  | 00001111 00110111 (EAX= 3) |
| <i>GETSEC</i> [SENER]   | 00001111 00110111 (EAX= 4) |
| <i>GETSEC</i> [SEXIT]   | 00001111 00110111 (EAX= 5) |
| <i>GETSEC</i> [PARAMETERS]  | 00001111 00110111 (EAX= 6) |
| <i>GETSEC</i> [SMCTRL]  | 00001111 00110111 (EAX= 7) |
| <i>GETSEC</i> [WAKEUP]  | 00001111 00110111 (EAX= 8) |



# APPENDIX C

## INTEL® C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to <http://www.intel.com/support/performance/tools/>.

Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are “composites” because they require more than one instruction to implement them.

Intel C/C++ Compiler intrinsic names reflect the following naming conventions:

`_mm_<intrin_op>_<suffix>`

where:

|                                |   |
|--------------------------------|---|
| <code>&lt;intrin_op&gt;</code> | Indicates the intrinsics basic operation; for example, add for addition and sub for subtraction   |
| <code>&lt;suffix&gt;</code>    | Denotes the type of data operated on by the instruction. The first one or two letters of each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s). |

The remaining letters denote the type:

|      |                                 |
|------|---------------------------------|
| s    | single-precision floating point |
| d    | double-precision floating point |
| i128 | signed 128-bit integer          |
| i64  | signed 64-bit integer           |
| u64  | unsigned 64-bit integer         |
| i32  | signed 32-bit integer           |
| u32  | unsigned 32-bit integer         |
| i16  | signed 16-bit integer           |
| u16  | unsigned 16-bit integer         |
| i8   | signed 8-bit integer            |
| u8   | unsigned 8-bit integer          |

The variable `r` is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, `r0` is the lowest word of `r`.


The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:

```
double a[2] = {1.0, 2.0};
__m128d t = _mm_load_pd(a);
```

The result is the same as either of the following:

```
__m128d t = _mm_set_pd(2.0, 1.0);
__m128d t = _mm_setr_pd(1.0, 2.0);
```

In other words, the XMM register that holds the value `t` will look as follows:



The “scalar” element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).

To use an intrinsic in your code, insert a line with the following syntax:

```
data_type intrinsic_name (parameters)
```

Where:

|                |  |
|----------------|--|
| data_type      | Is the return data type, which can be either void, int, __m64, __m128, __m128d, or __m128i. Only the __mm_empty intrinsic returns void.      |
| intrinsic_name | Is the name of the intrinsic, which behaves like a function that you can use in your C/C++ code instead of in-lining the actual instruction. |
| parameters     | Represents the parameters required by each intrinsic.  |

## C.1 SIMPLE INTRINSICS

### NOTE

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3, “Instruction Set Reference, A-L” of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*, Chapter 4, “Instruction Set Reference, M-U” of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B*, or Chapter 5, “Instruction Set Reference, V-Z,” of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2C*.

**Table C-1. Simple Intrinsics**

| Mnemonic        | Intrinsic  |
|-----------------|--|
| ADDPD           | __m128d _mm_add_pd(__m128d a, __m128d b)                     |
| ADDPS           | __m128 _mm_add_ps(__m128 a, __m128 b)                        |
| ADDSD           | __m128d _mm_add_sd(__m128d a, __m128d b)                     |
| ADDSS           | __m128 _mm_add_ss(__m128 a, __m128 b)                        |
| ADDSUBPD        | __m128d _mm_addsub_pd(__m128d a, __m128d b)                  |
| ADDSUBPS        | __m128 _mm_addsub_ps(__m128 a, __m128 b)                     |
| AESDEC          | __m128i _mm_aesdec (__m128i, __m128i)                        |
| AESDECLAST      | __m128i _mm_aesdeclast (__m128i, __m128i)                    |
| AESENC          | __m128i _mm_aesenc (__m128i, __m128i)                        |
| AESENCLAST      | __m128i _mm_aesenclast (__m128i, __m128i)                    |
| AESIMC          | __m128i _mm_aesimc (__m128i)                                 |
| AESKEYGENASSIST | __m128i _mm_aesimc (__m128i, const int)                      |
| ANDNPD          | __m128d _mm_andnot_pd(__m128d a, __m128d b)                  |
| ANDNPS          | __m128 _mm_andnot_ps(__m128 a, __m128 b)                     |
| ANDPD           | __m128d _mm_and_pd(__m128d a, __m128d b)                     |
| ANDPS           | __m128 _mm_and_ps(__m128 a, __m128 b)                        |
| BLENDDPD        | __m128d _mm_blend_pd(__m128d v1, __m128d v2, const int mask) |
| BLENDPS         | __m128 _mm_blend_ps(__m128 v1, __m128 v2, const int mask)    |
| BLENDVPD        | __m128d _mm_blendv_pd(__m128d v1, __m128d v2, __m128d v3)    |
| BLENDVPS        | __m128 _mm_blendv_ps(__m128 v1, __m128 v2, __m128 v3)        |
| CLFLUSH         | void _mm_clflush(void const *p)                              |
| CMPPD           | __m128d _mm_cmpeq_pd(__m128d a, __m128d b)                   |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic | Intrinsic                                    |
|----------|--|
|          | __m128d_mm_cmplt_pd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmple_pd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpgt_pd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpge_pd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpneq_pd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpnlt_pd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpngt_pd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpnge_pd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpord_pd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpunord_pd(__m128d a, __m128d b) |
|          | __m128d_mm_cmpnle_pd(__m128d a, __m128d b)   |
| CMPPS    | __m128_mm_cmpeq_ps(__m128 a, __m128 b)       |
|          | __m128_mm_cmplt_ps(__m128 a, __m128 b)       |
|          | __m128_mm_cmple_ps(__m128 a, __m128 b)       |
|          | __m128_mm_cmpgt_ps(__m128 a, __m128 b)       |
|          | __m128_mm_cmpge_ps(__m128 a, __m128 b)       |
|          | __m128_mm_cmpneq_ps(__m128 a, __m128 b)      |
|          | __m128_mm_cmpnlt_ps(__m128 a, __m128 b)      |
|          | __m128_mm_cmpngt_ps(__m128 a, __m128 b)      |
|          | __m128_mm_cmpnge_ps(__m128 a, __m128 b)      |
|          | __m128_mm_cmpord_ps(__m128 a, __m128 b)      |
|          | __m128_mm_cmpunord_ps(__m128 a, __m128 b)    |
| CMPSD    | __m128d_mm_cmpeq_sd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmplt_sd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmple_sd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpgt_sd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpge_sd(__m128d a, __m128d b)    |
|          | __m128d_mm_cmpneq_sd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpnlt_sd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpnle_sd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpngt_sd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpnge_sd(__m128d a, __m128d b)   |
|          | __m128d_mm_cmpord_sd(__m128d a, __m128d b)   |
| CMPSS    | __m128_mm_cmpeq_ss(__m128 a, __m128 b)       |
|          | __m128_mm_cmplt_ss(__m128 a, __m128 b)       |
|          | __m128_mm_cmple_ss(__m128 a, __m128 b)       |
|          | __m128_mm_cmpgt_ss(__m128 a, __m128 b)       |
|          | __m128_mm_cmpge_ss(__m128 a, __m128 b)       |
|          | __m128_mm_cmpneq_ss(__m128 a, __m128 b)      |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic | Intrinsic  |
|----------|--|
|          | <code>__m128 _mm_cmpnlt_ss(__m128 a, __m128 b)</code>  |
|          | <code>__m128 _mm_cmpnle_ss(__m128 a, __m128 b)</code>  |
|          | <code>__m128 _mm_cmpngt_ss(__m128 a, __m128 b)</code>  |
|          | <code>__m128 _mm_cmpnge_ss(__m128 a, __m128 b)</code>  |
|          | <code>__m128 _mm_cmpord_ss(__m128 a, __m128 b)</code>  |
|          | <code>__m128 _mm_cmpunord_ss(__m128 a, __m128 b)</code>  |
| COMISD   | <code>int _mm_comieq_sd(__m128d a, __m128d b)</code>   |
|          | <code>int _mm_comilt_sd(__m128d a, __m128d b)</code>   |
|          | <code>int _mm_comile_sd(__m128d a, __m128d b)</code>   |
|          | <code>int _mm_comigt_sd(__m128d a, __m128d b)</code>   |
|          | <code>int _mm_comige_sd(__m128d a, __m128d b)</code>   |
|          | <code>int _mm_comineq_sd(__m128d a, __m128d b)</code>  |
| COMISS   | <code>int _mm_comieq_ss(__m128 a, __m128 b)</code>   |
|          | <code>int _mm_comilt_ss(__m128 a, __m128 b)</code>   |
|          | <code>int _mm_comile_ss(__m128 a, __m128 b)</code>   |
|          | <code>int _mm_comigt_ss(__m128 a, __m128 b)</code>   |
|          | <code>int _mm_comige_ss(__m128 a, __m128 b)</code>   |
|          | <code>int _mm_comineq_ss(__m128 a, __m128 b)</code>  |
| CRC32    | <code>unsigned int _mm_crc32_u8(unsigned int crc, unsigned char data)</code>   |
|          | <code>unsigned int _mm_crc32_u16(unsigned int crc, unsigned short data)</code>   |
|          | <code>unsigned int _mm_crc32_u32(unsigned int crc, unsigned int data)</code>   |
|          | <code>unsigned __int64 _mm_crc32_u64(unsigned __int64 crc, unsigned __int64 data)</code>   |
| CVTDQ2PD | <code>__m128d _mm_cvtepi32_pd(__m128i a)</code>  |
| CVTDQ2PS | <code>__m128 _mm_cvtepi32_ps(__m128i a)</code>   |
| CVTPD2DQ | <code>__m128i _mm_cvtpd_epi32(__m128d a)</code>  |
| CVTPD2PI | <code>__m64 _mm_cvtpd_pi32(__m128d a)</code>   |
| CVTPD2PS | <code>__m128 _mm_cvtpd_ps(__m128d a)</code>  |
| CVTPI2PD | <code>__m128d _mm_cvtpi32_pd(__m64 a)</code>   |
| CVTPI2PS | <code>__m128 _mm_cvt_pi2ps(__m128 a, __m64 b)</code><br><code>__m128 _mm_cvtpi32_ps(__m128 a, __m64 b)</code>  |
| CVTPS2DQ | <code>__m128i _mm_cvtps_epi32(__m128 a)</code>   |
| CVTPS2PD | <code>__m128d _mm_cvtps_pd(__m128 a)</code>  |
| CVTPS2PI | <code>__m64 _mm_cvt_ps2pi(__m128 a)</code><br><code>__m64 _mm_cvtps_pi32(__m128 a)</code>  |
| CVTSD2SI | <code>int _mm_cvtsd_si32(__m128d a)</code>   |
| CVTSD2SS | <code>__m128 _mm_cvtsd_ss(__m128 a, __m128d b)</code>  |
| CVTSI2SD | <code>__m128d _mm_cvtsi32_sd(__m128d a, int b)</code>  |
| CVTSI2SS | <code>__m128 _mm_cvt_si2ss(__m128 a, int b)</code><br><code>__m128 _mm_cvtsi32_ss(__m128 a, int b)</code><br><code>__m128 _mm_cvtsi64_ss(__m128 a, __int64 b)</code> |
| CVTSS2SD | <code>__m128d _mm_cvtss_sd(__m128d a, __m128 b)</code>   |
| CVTSS2SI | <code>int _mm_cvt_ss2si(__m128 a)</code><br><code>int _mm_cvtss_si32(__m128 a)</code>  |



Table C-1. Simple Intrinsics (Contd.)

| Mnemonic   | Intrinsic   |
|------------|---|
| CVTTPD2DQ  | __m128i _mm_cvttpd_epi32(__m128d a)   |
| CVTTPD2PI  | __m64 _mm_cvttpd_pi32(__m128d a)  |
| CVTTPS2DQ  | __m128i _mm_cvttps_epi32(__m128 a)  |
| CVTTPS2PI  | __m64 _mm_cvttps_pi32(__m128 a)   |
| CVTTSD2SI  | int _mm_cvtsd_si32(__m128d a)   |
| CVTTSS2SI  | int _mm_cvtt_ss2si(__m128 a)<br>int _mm_cvttss_si32(__m128 a)<br>__m64 _mm_cvtsi32_si64(int i)<br>int _mm_cvtsi64_si32(__m64 m) |
| DIVPD      | __m128d _mm_div_pd(__m128d a, __m128d b)  |
| DIVPS      | __m128 _mm_div_ps(__m128 a, __m128 b)   |
| DIVSD      | __m128d _mm_div_sd(__m128d a, __m128d b)  |
| DIVSS      | __m128 _mm_div_ss(__m128 a, __m128 b)   |
| DPPD       | __m128d _mm_dp_pd(__m128d a, __m128d b, const int mask)   |
| DPPS       | __m128 _mm_dp_ps(__m128 a, __m128 b, const int mask)  |
| EMMS       | void _mm_empty()  |
| EXTRACTPS  | int _mm_extract_ps(__m128 src, const int ndx)   |
| HADDPD     | __m128d _mm_hadd_pd(__m128d a, __m128d b)   |
| HADDPS     | __m128 _mm_hadd_ps(__m128 a, __m128 b)  |
| HSUBPD     | __m128d _mm_hsub_pd(__m128d a, __m128d b)   |
| HSUBPS     | __m128 _mm_hsub_ps(__m128 a, __m128 b)  |
| INSERTPS   | __m128 _mm_insert_ps(__m128 dst, __m128 src, const int ndx)   |
| LDDQU      | __m128i _mm_lddqu_si128(__m128i const *p)   |
| LDMXCSR    | __mm_setcsr(unsigned int i)   |
| LFENCE     | void _mm_lfence(void)   |
| MASKMOVDQU | void _mm_maskmoveu_si128(__m128i d, __m128i n, char *p)   |
| MASKMOVQ   | void _mm_maskmove_si64(__m64 d, __m64 n, char *p)   |
| MAXPD      | __m128d _mm_max_pd(__m128d a, __m128d b)  |
| MAXPS      | __m128 _mm_max_ps(__m128 a, __m128 b)   |
| MAXSD      | __m128d _mm_max_sd(__m128d a, __m128d b)  |
| MAXSS      | __m128 _mm_max_ss(__m128 a, __m128 b)   |
| MFENCE     | void _mm_mfence(void)   |
| MINPD      | __m128d _mm_min_pd(__m128d a, __m128d b)  |
| MINPS      | __m128 _mm_min_ps(__m128 a, __m128 b)   |
| MINSD      | __m128d _mm_min_sd(__m128d a, __m128d b)  |
| MINSS      | __m128 _mm_min_ss(__m128 a, __m128 b)   |
| MONITOR    | void _mm_monitor(void const *p, unsigned extensions, unsigned hints)  |
| MOVAPD     | __m128d _mm_load_pd(double * p)<br>void _mm_store_pd(double *p, __m128d a)  |
| MOVAPS     | __m128 _mm_load_ps(float * p)<br>void _mm_store_ps(float *p, __m128 a)  |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic | Intrinsic                                     |
|----------|---|
| MOVD     | __m128i _mm_cvtsi32_si128(int a)              |
|          | int _mm_cvtsi128_si32(__m128i a)              |
|          | __m64 _mm_cvtsi32_si64(int a)                 |
|          | int _mm_cvtsi64_si32(__m64 a)                 |
| MOVDDUP  | __m128d _mm_movedup_pd(__m128d a)             |
|          | __m128d _mm_loaddup_pd(double const * dp)     |
| MOVDDQA  | __m128i _mm_load_si128(__m128i * p)           |
|          | void _mm_store_si128(__m128i *p, __m128i a)   |
| MOVDQU   | __m128i _mm_loadu_si128(__m128i * p)          |
|          | void _mm_storeu_si128(__m128i *p, __m128i a)  |
| MOVDQ2Q  | __m64 _mm_movepi64_pi64(__m128i a)            |
| MOVHLPS  | __m128 _mm_movehl_ps(__m128 a, __m128 b)      |
| MOVHPD   | __m128d _mm_loadh_pd(__m128d a, double * p)   |
|          | void _mm_storeh_pd(double * p, __m128d a)     |
| MOVHPS   | __m128 _mm_loadh_pi(__m128 a, __m64 * p)      |
|          | void _mm_storeh_pi(__m64 * p, __m128 a)       |
| MOVLPD   | __m128d _mm_loadl_pd(__m128d a, double * p)   |
|          | void _mm_storel_pd(double * p, __m128d a)     |
| MOVLPS   | __m128 _mm_loadl_pi(__m128 a, __m64 *p)       |
|          | void _mm_storel_pi(__m64 * p, __m128 a)       |
| MOVLHPS  | __m128 _mm_movelh_ps(__m128 a, __m128 b)      |
| MOVMSKPD | int _mm_movemask_pd(__m128d a)                |
| MOVMSKPS | int _mm_movemask_ps(__m128 a)                 |
| MOVNTDQA | __m128i _mm_stream_load_si128(__m128i *p)     |
| MOVNTDQ  | void _mm_stream_si128(__m128i * p, __m128i a) |
| MOVNTPD  | void _mm_stream_pd(double * p, __m128d a)     |
| MOVNTPS  | void _mm_stream_ps(float * p, __m128 a)       |
| MOVNTI   | void _mm_stream_si32(int * p, int a)          |
| MOVNTQ   | void _mm_stream_pi(__m64 * p, __m64 a)        |
| MOVQ     | __m128i _mm_loadl_epi64(__m128i * p)          |
|          | void _mm_storel_epi64(__m128i * p, __m128i a) |
|          | __m128i _mm_move_epi64(__m128i a)             |
| MOVQ2DQ  | __m128i _mm_movpi64_epi64(__m64 a)            |
| MOVSD    | __m128d _mm_load_sd(double * p)               |
|          | void _mm_store_sd(double * p, __m128d a)      |
|          | __m128d _mm_move_sd(__m128d a, __m128d b)     |
| MOVSHDUP | __m128 _mm_movehdup_ps(__m128 a)              |
| MOVSLDUP | __m128 _mm_moveldup_ps(__m128 a)              |
| MOVSS    | __m128 _mm_load_ss(float * p)                 |
|          | void _mm_store_ss(float * p, __m128 a)        |
|          | __m128 _mm_move_ss(__m128 a, __m128 b)        |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic | Intrinsic  |
|----------|--|
| MOVUPD   | __m128d _mm_loadu_pd(double * p)                                 |
|          | void _mm_storeu_pd(double *p, __m128d a)                         |
| MOVUPS   | __m128 _mm_loadu_ps(float * p)                                   |
|          | void _mm_storeu_ps(float *p, __m128 a)                           |
| MPSADBW  | __m128i _mm_mpsadbw_epu8(__m128i s1, __m128i s2, const int mask) |
| MULPD    | __m128d _mm_mul_pd(__m128d a, __m128d b)                         |
| MULPS    | __m128 _mm_mul_ss(__m128 a, __m128 b)                            |
| MULSD    | __m128d _mm_mul_sd(__m128d a, __m128d b)                         |
| MULSS    | __m128 _mm_mul_ss(__m128 a, __m128 b)                            |
| MWAIT    | void _mm_mwait(unsigned extensions, unsigned hints)              |
| ORPD     | __m128d _mm_or_pd(__m128d a, __m128d b)                          |
| ORPS     | __m128 _mm_or_ps(__m128 a, __m128 b)                             |
| PABSB    | __m64 _mm_abs_pi8 (__m64 a)                                      |
|          | __m128i _mm_abs_epi8 (__m128i a)                                 |
| PABSD    | __m64 _mm_abs_pi32 (__m64 a)                                     |
|          | __m128i _mm_abs_epi32 (__m128i a)                                |
| PABSW    | __m64 _mm_abs_pi16 (__m64 a)                                     |
|          | __m128i _mm_abs_epi16 (__m128i a)                                |
| PACKSSWB | __m128i _mm_packs_epi16(__m128i m1, __m128i m2)                  |
| PACKSSWB | __m64 _mm_packs_pi16(__m64 m1, __m64 m2)                         |
| PACKSSDW | __m128i _mm_packs_epi32 (__m128i m1, __m128i m2)                 |
| PACKSSDW | __m64 _mm_packs_pi32 (__m64 m1, __m64 m2)                        |
| PACKUSDW | __m128i _mm_packus_epi32(__m128i m1, __m128i m2)                 |
| PACKUSWB | __m128i _mm_packus_epi16(__m128i m1, __m128i m2)                 |
| PACKUSWB | __m64 _mm_packs_pu16(__m64 m1, __m64 m2)                         |
| PADDB    | __m128i _mm_add_epi8(__m128i m1, __m128i m2)                     |
| PADDB    | __m64 _mm_add_pi8(__m64 m1, __m64 m2)                            |
| PADDW    | __m128i _mm_add_epi16(__m128i m1, __m128i m2)                    |
| PADDW    | __m64 _mm_add_pi16(__m64 m1, __m64 m2)                           |
| PADDQ    | __m128i _mm_add_epi32(__m128i m1, __m128i m2)                    |
| PADDQ    | __m64 _mm_add_pi32(__m64 m1, __m64 m2)                           |
| PADDQ    | __m128i _mm_add_epi64(__m128i m1, __m128i m2)                    |
| PADDQ    | __m64 _mm_add_si64(__m64 m1, __m64 m2)                           |
| PADDSB   | __m128i _mm_adds_epi8(__m128i m1, __m128i m2)                    |
| PADDSB   | __m64 _mm_adds_pi8(__m64 m1, __m64 m2)                           |
| PADDSW   | __m128i _mm_adds_epi16(__m128i m1, __m128i m2)                   |
| PADDSW   | __m64 _mm_adds_pi16(__m64 m1, __m64 m2)                          |
| PADDUSB  | __m128i _mm_adds_epu8(__m128i m1, __m128i m2)                    |
| PADDUSB  | __m64 _mm_adds_pu8(__m64 m1, __m64 m2)                           |
| PADDUSW  | __m128i _mm_adds_epu16(__m128i m1, __m128i m2)                   |
| PADDUSW  | __m64 _mm_adds_pu16(__m64 m1, __m64 m2)                          |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic  | Intrinsic  |
|-----------|--|
| PALIGNR   | <code>__m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n)</code>                              |
|           | <code>__m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)</code>                       |
| PAND      | <code>__m128i _mm_and_si128(__m128i m1, __m128i m2)</code>                               |
| PAND      | <code>__m64 _mm_and_si64(__m64 m1, __m64 m2)</code>                                      |
| PANDN     | <code>__m128i _mm_andnot_si128(__m128i m1, __m128i m2)</code>                            |
| PANDN     | <code>__m64 _mm_andnot_si64(__m64 m1, __m64 m2)</code>                                   |
| PAUSE     | <code>void _mm_pause(void)</code>  |
| PAVGB     | <code>__m128i _mm_avg_epu8(__m128i a, __m128i b)</code>                                  |
| PAVGB     | <code>__m64 _mm_avg_pu8(__m64 a, __m64 b)</code>   |
| PAVGW     | <code>__m128i _mm_avg_epu16(__m128i a, __m128i b)</code>                                 |
| PAVGW     | <code>__m64 _mm_avg_pu16(__m64 a, __m64 b)</code>  |
| PBLENDB   | <code>__m128i _mm_blendv_epi8 (__m128i v1, __m128i v2, __m128i mask)</code>              |
| PBLENDB   | <code>__m128i _mm_blend_epi16(__m128i v1, __m128i v2, const int mask)</code>             |
| PCLMULQDQ | <code>__m128i _mm_clmulepi64_si128 (__m128i, __m128i, const int)</code>                  |
| PCMPEQB   | <code>__m128i _mm_cmpeq_epi8(__m128i m1, __m128i m2)</code>                              |
| PCMPEQB   | <code>__m64 _mm_cmpeq_pi8(__m64 m1, __m64 m2)</code>                                     |
| PCMPEQQ   | <code>__m128i _mm_cmpeq_epi64(__m128i a, __m128i b)</code>                               |
| PCMPEQW   | <code>__m128i _mm_cmpeq_epi16 (__m128i m1, __m128i m2)</code>                            |
| PCMPEQW   | <code>__m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)</code>                                   |
| PCMPEQD   | <code>__m128i _mm_cmpeq_epi32(__m128i m1, __m128i m2)</code>                             |
| PCMPEQD   | <code>__m64 _mm_cmpeq_pi32(__m64 m1, __m64 m2)</code>                                    |
| PCMPESTR  | <code>int _mm_cmpestr (__m128i a, int la, __m128i b, int lb, const int mode)</code>      |
|           | <code>int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
| PCMPESTRM | <code>__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode)</code> |
|           | <code>int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
|           | <code>int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |
| PCMPGTB   | <code>__m128i _mm_cmpgt_epi8 (__m128i m1, __m128i m2)</code>                             |
| PCMPGTB   | <code>__m64 _mm_cmpgt_pi8 (__m64 m1, __m64 m2)</code>                                    |
| PCMPGTW   | <code>__m128i _mm_cmpgt_epi16(__m128i m1, __m128i m2)</code>                             |
| PCMPGTW   | <code>__m64 _mm_cmpgt_pi16 (__m64 m1, __m64 m2)</code>                                   |
| PCMPGTD   | <code>__m128i _mm_cmpgt_epi32(__m128i m1, __m128i m2)</code>                             |
| PCMPGTD   | <code>__m64 _mm_cmpgt_pi32(__m64 m1, __m64 m2)</code>                                    |
| PCMPISTR  | <code>__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode)</code> |
|           | <code>int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode)</code>     |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic   | Intrinsic  |
|------------|--|
|            | int __mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode) |
|            | int __mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode) |
|            | int __mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode) |
|            | int __mm_cmpistrz (__m128i a, __m128i b, const int mode)                 |
| PCMPISTRM  | __m128i __mm_cmpistrm (__m128i a, __m128i b, const int mode)             |
|            | int __mm_cmpistra (__m128i a, __m128i b, const int mode)                 |
|            | int __mm_cmpistrc (__m128i a, __m128i b, const int mode)                 |
|            | int __mm_cmpisto (__m128i a, __m128i b, const int mode)                  |
|            | int __mm_cmpestrs (__m128i a, __m128i b, const int mode)                 |
|            | int __mm_cmpistrz (__m128i a, __m128i b, const int mode)                 |
| PCMPGTQ    | __m128i __mm_cmpgt_epi64(__m128i a, __m128i b)                           |
| PEXTRB     | int __mm_extract_epi8 (__m128i src, const int ndx)                       |
| PEXTRD     | int __mm_extract_epi32 (__m128i src, const int ndx)                      |
| PEXTRQ     | __int64 __mm_extract_epi64 (__m128i src, const int ndx)                  |
| PEXTRW     | int __mm_extract_epi16(__m128i a, int n)                                 |
| PEXTRW     | int __mm_extract_pi16(__m64 a, int n)                                    |
|            | int __mm_extract_epi16 (__m128i src, int ndx)                            |
| PHADDD     | __m64 __mm_hadd_pi32 (__m64 a, __m64 b)                                  |
|            | __m128i __mm_hadd_epi32 (__m128i a, __m128i b)                           |
| PHADDSW    | __m64 __mm_hadds_pi16 (__m64 a, __m64 b)                                 |
|            | __m128i __mm_hadds_epi16 (__m128i a, __m128i b)                          |
| PHADDW     | __m64 __mm_hadd_pi16 (__m64 a, __m64 b)                                  |
|            | __m128i __mm_hadd_epi16 (__m128i a, __m128i b)                           |
| PHMINPOSUW | __m128i __mm_minpos_epu16( __m128i packed_words)                         |
| PHSUBD     | __m64 __mm_hsub_pi32 (__m64 a, __m64 b)                                  |
|            | __m128i __mm_hsub_epi32 (__m128i a, __m128i b)                           |
| PHSUBSW    | __m64 __mm_hsubs_pi16 (__m64 a, __m64 b)                                 |
|            | __m128i __mm_hsubs_epi16 (__m128i a, __m128i b)                          |
| PHSUBW     | __m64 __mm_hsub_pi16 (__m64 a, __m64 b)                                  |
|            | __m128i __mm_hsub_epi16 (__m128i a, __m128i b)                           |
| PINSRB     | __m128i __mm_insert_epi8(__m128i s1, int s2, const int ndx)              |
| PINSRD     | __m128i __mm_insert_epi32(__m128i s2, int s, const int ndx)              |
| PINSRQ     | __m128i __mm_insert_epi64(__m128i s2, __int64 s, const int ndx)          |
| PINSRW     | __m128i __mm_insert_epi16(__m128i a, int d, int n)                       |
| PINSRW     | __m64 __mm_insert_pi16(__m64 a, int d, int n)                            |
| PMADDUBSW  | __m64 __mm_maddubs_pi16 (__m64 a, __m64 b)                               |
|            | __m128i __mm_maddubs_epi16 (__m128i a, __m128i b)                        |
| PMADDWD    | __m128i __mm_madd_epi16(__m128i m1 __m128i m2)                           |
| PMADDWD    | __m64 __mm_madd_pi16(__m64 m1, __m64 m2)                                 |
| PMAXSB     | __m128i __mm_max_epi8( __m128i a, __m128i b)                             |
| PMAXSD     | __m128i __mm_max_epi32( __m128i a, __m128i b)                            |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic  | Intrinsic                                       |
|-----------|---|
| PMAXSW    | __m128i _mm_max_epi16(__m128i a, __m128i b)     |
| PMAXSW    | __m64 _mm_max_pi16(__m64 a, __m64 b)            |
| PMAXUB    | __m128i _mm_max_epu8(__m128i a, __m128i b)      |
| PMAXUB    | __m64 _mm_max_pu8(__m64 a, __m64 b)             |
| PMAXUD    | __m128i _mm_max_epu32(__m128i a, __m128i b)     |
| PMAXUW    | __m128i _mm_max_epu16(__m128i a, __m128i b)     |
| PMINSB    | __m128i _mm_min_epi8(__m128i a, __m128i b)      |
| PMINSD    | __m128i _mm_min_epi32(__m128i a, __m128i b)     |
| PMINSW    | __m128i _mm_min_epi16(__m128i a, __m128i b)     |
| PMINSW    | __m64 _mm_min_pi16(__m64 a, __m64 b)            |
| PMINUB    | __m128i _mm_min_epu8(__m128i a, __m128i b)      |
| PMINUB    | __m64 _mm_min_pu8(__m64 a, __m64 b)             |
| PMINUD    | __m128i _mm_min_epu32(__m128i a, __m128i b)     |
| PMINUW    | __m128i _mm_min_epu16(__m128i a, __m128i b)     |
| PMOVMASKB | int _mm_movemask_epi8(__m128i a)                |
| PMOVMASKB | int _mm_movemask_pi8(__m64 a)                   |
| PMOVSXBW  | __m128i _mm_cvtepi8_epi16(__m128i a)            |
| PMOVSXBD  | __m128i _mm_cvtepi8_epi32(__m128i a)            |
| PMOVSXBQ  | __m128i _mm_cvtepi8_epi64(__m128i a)            |
| PMOVSXWD  | __m128i _mm_cvtepi16_epi32(__m128i a)           |
| PMOVSXWQ  | __m128i _mm_cvtepi16_epi64(__m128i a)           |
| PMOVSXDQ  | __m128i _mm_cvtepi32_epi64(__m128i a)           |
| PMOVZXBW  | __m128i _mm_cvtepu8_epi16(__m128i a)            |
| PMOVZXBQ  | __m128i _mm_cvtepu8_epi32(__m128i a)            |
| PMOVZXBQ  | __m128i _mm_cvtepu8_epi64(__m128i a)            |
| PMOVZXWD  | __m128i _mm_cvtepu16_epi32(__m128i a)           |
| PMOVZXWQ  | __m128i _mm_cvtepu16_epi64(__m128i a)           |
| PMOVZXDQ  | __m128i _mm_cvtepu32_epi64(__m128i a)           |
| PMULDQ    | __m128i _mm_mul_epi32(__m128i a, __m128i b)     |
| PMULHRW   | __m64 _mm_mulhrs_pi16(__m64 a, __m64 b)         |
|           | __m128i _mm_mulhrs_epi16(__m128i a, __m128i b)  |
| PMULHUW   | __m128i _mm_mulhi_epu16(__m128i a, __m128i b)   |
| PMULHUW   | __m64 _mm_mulhi_pu16(__m64 a, __m64 b)          |
| PMULHW    | __m128i _mm_mulhi_epi16(__m128i m1, __m128i m2) |
| PMULHW    | __m64 _mm_mulhi_pi16(__m64 m1, __m64 m2)        |
| PMULLUD   | __m128i _mm_mullo_epi32(__m128i a, __m128i b)   |
| PMULLW    | __m128i _mm_mullo_epi16(__m128i m1, __m128i m2) |
| PMULLW    | __m64 _mm_mullo_pi16(__m64 m1, __m64 m2)        |
| PMULUDQ   | __m64 _mm_mul_su32(__m64 m1, __m64 m2)          |
|           | __m128i _mm_mul_epu32(__m128i m1, __m128i m2)   |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic  | Intrinsic  |
|-----------|--|
| POPCNT    | int _mm_popcnt_u32(unsigned int a)               |
|           | int64_t _mm_popcnt_u64(unsigned __int64 a)       |
| POR       | __m64 _mm_or_si64(__m64 m1, __m64 m2)            |
| POR       | __m128i _mm_or_si128(__m128i m1, __m128i m2)     |
| PREFETCHh | void _mm_prefetch(char *a, int sel)              |
| PSADBW    | __m128i _mm_sad_epu8(__m128i a, __m128i b)       |
| PSADBW    | __m64 _mm_sad_pu8(__m64 a, __m64 b)              |
| PSHUFB    | __m64 _mm_shuffle_pi8 (__m64 a, __m64 b)         |
|           | __m128i _mm_shuffle_epi8 (__m128i a, __m128i b)  |
| PSHUFD    | __m128i _mm_shuffle_epi32(__m128i a, int n)      |
| PSHUFW    | __m128i _mm_shufflehi_epi16(__m128i a, int n)    |
| PSHUFLW   | __m128i _mm_shufflelo_epi16(__m128i a, int n)    |
| PSHUFW    | __m64 _mm_shuffle_pi16(__m64 a, int n)           |
| PSIGNB    | __m64 _mm_sign_pi8 (__m64 a, __m64 b)            |
|           | __m128i _mm_sign_epi8 (__m128i a, __m128i b)     |
| PSIGND    | __m64 _mm_sign_pi32 (__m64 a, __m64 b)           |
|           | __m128i _mm_sign_epi32 (__m128i a, __m128i b)    |
| PSIGNW    | __m64 _mm_sign_pi16 (__m64 a, __m64 b)           |
|           | __m128i _mm_sign_epi16 (__m128i a, __m128i b)    |
| PSLLW     | __m128i _mm_sll_epi16(__m128i m, __m128i count)  |
| PSLLW     | __m128i _mm_slli_epi16(__m128i m, int count)     |
| PSLLW     | __m64 _mm_sll_pi16(__m64 m, __m64 count)         |
|           | __m64 _mm_slli_pi16(__m64 m, int count)          |
| PSLLD     | __m128i _mm_slli_epi32(__m128i m, int count)     |
|           | __m128i _mm_sll_epi32(__m128i m, __m128i count)  |
| PSLLD     | __m64 _mm_slli_pi32(__m64 m, int count)          |
|           | __m64 _mm_sll_pi32(__m64 m, __m64 count)         |
| PSLLQ     | __m64 _mm_sll_si64(__m64 m, __m64 count)         |
|           | __m64 _mm_slli_si64(__m64 m, int count)          |
| PSLLQ     | __m128i _mm_sll_epi64(__m128i m, __m128i count)  |
|           | __m128i _mm_slli_epi64(__m128i m, int count)     |
| PSLLDQ    | __m128i _mm_slli_si128(__m128i m, int imm)       |
| PSRAW     | __m128i _mm_sra_epi16(__m128i m, __m128i count)  |
|           | __m128i _mm_srai_epi16(__m128i m, int count)     |
| PSRAW     | __m64 _mm_sra_pi16(__m64 m, __m64 count)         |
|           | __m64 _mm_srai_pi16(__m64 m, int count)          |
| PSRAD     | __m128i _mm_sra_epi32 (__m128i m, __m128i count) |
|           | __m128i _mm_srai_epi32 (__m128i m, int count)    |
| PSRAD     | __m64 _mm_sra_pi32 (__m64 m, __m64 count)        |
|           | __m64 _mm_srai_pi32 (__m64 m, int count)         |
| PSRLW     | __m128i _mm_srl_epi16 (__m128i m, __m128i count) |

Table C-1. Simple Intrinsics (Contd.)

| Mnemonic   | Intrinsic   |
|------------|---|
|            | __m128i _mm_srli_epi16 (__m128i m, int count)       |
|            | __m64 _mm_srli_pi16 (__m64 m, __m64 count)          |
|            | __m64 _mm_srli_pi16 (__m64 m, int count)            |
| PSRLD      | __m128i _mm_srli_epi32 (__m128i m, __m128i count)   |
|            | __m128i _mm_srli_epi32 (__m128i m, int count)       |
| PSRLD      | __m64 _mm_srli_pi32 (__m64 m, __m64 count)          |
|            | __m64 _mm_srli_pi32 (__m64 m, int count)            |
| PSRLQ      | __m128i _mm_srli_epi64 (__m128i m, __m128i count)   |
|            | __m128i _mm_srli_epi64 (__m128i m, int count)       |
| PSRLQ      | __m64 _mm_srli_si64 (__m64 m, __m64 count)          |
|            | __m64 _mm_srli_si64 (__m64 m, int count)            |
| PSRLDQ     | __m128i _mm_srli_si128 (__m128i m, int imm)         |
| PSUBB      | __m128i _mm_sub_epi8 (__m128i m1, __m128i m2)       |
| PSUBB      | __m64 _mm_sub_pi8 (__m64 m1, __m64 m2)              |
| PSUBW      | __m128i _mm_sub_epi16 (__m128i m1, __m128i m2)      |
| PSUBW      | __m64 _mm_sub_pi16 (__m64 m1, __m64 m2)             |
| PSUBD      | __m128i _mm_sub_epi32 (__m128i m1, __m128i m2)      |
| PSUBD      | __m64 _mm_sub_pi32 (__m64 m1, __m64 m2)             |
| PSUBQ      | __m128i _mm_sub_epi64 (__m128i m1, __m128i m2)      |
| PSUBQ      | __m64 _mm_sub_si64 (__m64 m1, __m64 m2)             |
| PSUBSB     | __m128i _mm_subs_epi8 (__m128i m1, __m128i m2)      |
| PSUBSB     | __m64 _mm_subs_pi8 (__m64 m1, __m64 m2)             |
| PSUBSW     | __m128i _mm_subs_epi16 (__m128i m1, __m128i m2)     |
| PSUBSW     | __m64 _mm_subs_pi16 (__m64 m1, __m64 m2)            |
| PSUBUSB    | __m128i _mm_subs_epu8 (__m128i m1, __m128i m2)      |
| PSUBUSB    | __m64 _mm_subs_pu8 (__m64 m1, __m64 m2)             |
| PSUBUSW    | __m128i _mm_subs_epu16 (__m128i m1, __m128i m2)     |
| PSUBUSW    | __m64 _mm_subs_pu16 (__m64 m1, __m64 m2)            |
| PTEST      | int _mm_testz_si128 (__m128i s1, __m128i s2)        |
|            | int _mm_testc_si128 (__m128i s1, __m128i s2)        |
|            | int _mm_testnzc_si128 (__m128i s1, __m128i s2)      |
| PUNPCKHBW  | __m64 _mm_unpackhi_pi8 (__m64 m1, __m64 m2)         |
| PUNPCKHBW  | __m128i _mm_unpackhi_epi8 (__m128i m1, __m128i m2)  |
| PUNPCKHWD  | __m64 _mm_unpackhi_pi16 (__m64 m1, __m64 m2)        |
| PUNPCKHWD  | __m128i _mm_unpackhi_epi16 (__m128i m1, __m128i m2) |
| PUNPCKHDQ  | __m64 _mm_unpackhi_pi32 (__m64 m1, __m64 m2)        |
| PUNPCKHDQ  | __m128i _mm_unpackhi_epi32 (__m128i m1, __m128i m2) |
| PUNPCKHQDQ | __m128i _mm_unpackhi_epi64 (__m128i m1, __m128i m2) |
| PUNPCKLBW  | __m64 _mm_unpacklo_pi8 (__m64 m1, __m64 m2)         |
| PUNPCKLBW  | __m128i _mm_unpacklo_epi8 (__m128i m1, __m128i m2)  |
| PUNPCKLWD  | __m64 _mm_unpacklo_pi16 (__m64 m1, __m64 m2)        |



Table C-1. Simple Intrinsics (Contd.)

| Mnemonic   | Intrinsic   |
|------------|---|
| PUNPCKLWD  | __m128i _mm_unpacklo_epi16(__m128i m1, __m128i m2)              |
| PUNPCKLDQ  | __m64 _mm_unpacklo_pi32(__m64 m1, __m64 m2)                     |
| PUNPCKLDQ  | __m128i _mm_unpacklo_epi32(__m128i m1, __m128i m2)              |
| PUNPCKLQDQ | __m128i _mm_unpacklo_epi64(__m128i m1, __m128i m2)              |
| PXOR       | __m64 _mm_xor_si64(__m64 m1, __m64 m2)                          |
| PXOR       | __m128i _mm_xor_si128(__m128i m1, __m128i m2)                   |
| RCPPS      | __m128 _mm_rcp_ps(__m128 a)                                     |
| RCPSS      | __m128 _mm_rcp_ss(__m128 a)                                     |
| ROUNDPD    | __m128 mm_round_pd(__m128d s1, int iRoundMode)                  |
|            | __m128 mm_floor_pd(__m128d s1)                                  |
|            | __m128 mm_ceil_pd(__m128d s1)                                   |
| ROUNDPS    | __m128 mm_round_ps(__m128 s1, int iRoundMode)                   |
|            | __m128 mm_floor_ps(__m128 s1)                                   |
|            | __m128 mm_ceil_ps(__m128 s1)                                    |
| ROUNDSD    | __m128d mm_round_sd(__m128d dst, __m128d s1, int iRoundMode)    |
|            | __m128d mm_floor_sd(__m128d dst, __m128d s1)                    |
|            | __m128d mm_ceil_sd(__m128d dst, __m128d s1)                     |
| ROUNDSS    | __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode)       |
|            | __m128 mm_floor_ss(__m128 dst, __m128 s1)                       |
|            | __m128 mm_ceil_ss(__m128 dst, __m128 s1)                        |
| RSQRTPS    | __m128 _mm_rsqrt_ps(__m128 a)                                   |
| RSQRTSS    | __m128 _mm_rsqrt_ss(__m128 a)                                   |
| SFENCE     | void mm_sfence(void)  |
| SHUFPD     | __m128d _mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8) |
| SHUFPS     | __m128 _mm_shuffle_ps(__m128 a, __m128 b, unsigned int imm8)    |
| SQRTPD     | __m128d _mm_sqrt_pd(__m128d a)                                  |
| SQRTPS     | __m128 _mm_sqrt_ps(__m128 a)                                    |
| SQRTSD     | __m128d _mm_sqrt_sd(__m128d a)                                  |
| SQRTSS     | __m128 _mm_sqrt_ss(__m128 a)                                    |
| STMXCSR    | _mm_getcsr(void)  |
| SUBPD      | __m128d _mm_sub_pd(__m128d a, __m128d b)                        |
| SUBPS      | __m128 _mm_sub_ps(__m128 a, __m128 b)                           |
| SUBSD      | __m128d _mm_sub_sd(__m128d a, __m128d b)                        |
| SUBSS      | __m128 _mm_sub_ss(__m128 a, __m128 b)                           |
| UCOMISD    | int _mm_ucomieq_sd(__m128d a, __m128d b)                        |
|            | int _mm_ucomilt_sd(__m128d a, __m128d b)                        |
|            | int _mm_ucomile_sd(__m128d a, __m128d b)                        |
|            | int _mm_ucomigt_sd(__m128d a, __m128d b)                        |
|            | int _mm_ucomige_sd(__m128d a, __m128d b)                        |
|            | int _mm_ucomineq_sd(__m128d a, __m128d b)                       |
| UCOMISS    | int _mm_ucomieq_ss(__m128 a, __m128 b)                          |

**Table C-1. Simple Intrinsics (Contd.)**

| Mnemonic | Intrinsic                                      |
|----------|--|
|          | int __mm_ucomilt_ss(__m128 a, __m128 b)        |
|          | int __mm_ucomile_ss(__m128 a, __m128 b)        |
|          | int __mm_ucomigt_ss(__m128 a, __m128 b)        |
|          | int __mm_ucomige_ss(__m128 a, __m128 b)        |
|          | int __mm_ucomineq_ss(__m128 a, __m128 b)       |
| UNPCKHPD | __m128d __mm_unpackhi_pd(__m128d a, __m128d b) |
| UNPCKHPS | __m128 __mm_unpackhi_ps(__m128 a, __m128 b)    |
| UNPCKLPD | __m128d __mm_unpacklo_pd(__m128d a, __m128d b) |
| UNPCKLPS | __m128 __mm_unpacklo_ps(__m128 a, __m128 b)    |
| XORPD    | __m128d __mm_xor_pd(__m128d a, __m128d b)      |
| XORPS    | __m128 __mm_xor_ps(__m128 a, __m128 b)         |

## C.2 COMPOSITE INTRINSICS

**Table C-2. Composite Intrinsics**

| Mnemonic    | Intrinsic  |
|-------------|--|
| (composite) | __m128i __mm_set_epi64(__m64 q1, __m64 q0)   |
| (composite) | __m128i __mm_set_epi32(int i3, int i2, int i1, int i0)   |
| (composite) | __m128i __mm_set_epi16(short w7, short w6, short w5, short w4, short w3, short w2, short w1, short w0)   |
| (composite) | __m128i __mm_set_epi8(char w15, char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0)  |
| (composite) | __m128i __mm_set1_epi64(__m64 q)   |
| (composite) | __m128i __mm_set1_epi32(int a)   |
| (composite) | __m128i __mm_set1_epi16(short a)   |
| (composite) | __m128i __mm_set1_epi8(char a)   |
| (composite) | __m128i __mm_setr_epi64(__m64 q1, __m64 q0)  |
| (composite) | __m128i __mm_setr_epi32(int i3, int i2, int i1, int i0)  |
| (composite) | __m128i __mm_setr_epi16(short w7, short w6, short w5, short w4, short w3, short w2, short w1, short w0)  |
| (composite) | __m128i __mm_setr_epi8(char w15, char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0) |
| (composite) | __m128i __mm_setzero_si128()   |
| (composite) | __m128 __mm_set_ps(float w)<br>__m128 __mm_set1_ps(float w)  |
| (composite) | __m128cmm_set1_pd(double w)  |
| (composite) | __m128d __mm_set_sd(double w)  |
| (composite) | __m128d __mm_set_pd(double z, double y)  |
| (composite) | __m128 __mm_set_ps(float z, float y, float x, float w)   |
| (composite) | __m128d __mm_setr_pd(double z, double y)   |
| (composite) | __m128 __mm_setr_ps(float z, float y, float x, float w)  |
| (composite) | __m128d __mm_setzero_pd(void)  |
| (composite) | __m128 __mm_setzero_ps(void)   |

**Table C-2. Composite Intrinsic (Contd.)**

| <b>Mnemonic</b>  | <b>Intrinsic</b>  |
|------------------|---|
| MOVSD + shuffle  | __m128d _mm_load_pd(double * p)<br>__m128d _mm_load1_pd(double *p)                |
| MOVSS + shuffle  | __m128 _mm_load_ps1(float * p)<br>__m128 _mm_load1_ps(float *p)                   |
| MOVAPD + shuffle | __m128d _mm_loadr_pd(double * p)  |
| MOVAPS + shuffle | __m128 _mm_loadr_ps(float * p)  |
| MOVSD + shuffle  | void _mm_store1_pd(double *p, __m128d a)  |
| MOVSS + shuffle  | void _mm_store_ps1(float * p, __m128 a)<br>void _mm_store1_ps(float *p, __m128 a) |
| MOVAPD + shuffle | _mm_storer_pd(double * p, __m128d a)  |
| MOVAPS + shuffle | _mm_storer_ps(float * p, __m128 a)  |



## Numerics

0000 B-41

64-bit mode

- control and debug registers 2-12
- default operand size 2-12
- direct memory-offset MOVs 2-11
- general purpose encodings B-18
- immediates 2-11
- introduction 2-7
- machine instructions B-1
- reg (reg) field B-4
- REX prefixes 2-8, B-2
- RIP-relative addressing 2-12
- SIMD encodings B-37
- special instruction encodings B-61
- summary table notation 3-8

## A

- AAA instruction 3-18, 3-20
- AAD instruction 3-20
- AAM instruction 3-22
- AAS instruction 3-24
- ADC instruction 3-26, 3-592
- ADD instruction 3-18, 3-31, 3-310, 3-592
- ADDPD instruction 3-33
- ADDPS- Add Packed Single-Precision Floating-Point Values 3-36
- Addressing methods
  - RIP-relative 2-12
- Addressing, segments 1-6
- ADDSD- Add Scalar Double-Precision Floating-Point Values 3-39
- ADDSD instruction 3-39
- ADDSS- Add Scalar Single-Precision Floating-Point Values 3-41
- ADDSUBPD instruction 3-43
- ADDSUBPS instruction 3-45
- ADOX — Unsigned Integer Addition of Two Operands with Overflow Flag 3-48
- AESDEC128KL—Perform Ten Rounds of AES Decryption Flow Using 128-Bit Key 3-52
- AESDEC256KL—Perform 14 Rounds of AES Decryption Flow Using 256-Bit Key 3-54
- AESDECLAST—Perform Last Round of an AES Decryption Flow 3-56
- AESDEC—Perform One Round of an AES Decryption Flow 3-50
- AESDECWIDE128KL—Perform Ten Rounds of AES Decryption Flow on 8 Blocks with 128-Bit Key 3-58
- AESDECWIDE256KL—Perform 14 Rounds of AES Decryption Flow on 8 Blocks with 256-Bit Key 3-60
- AESENC128KL—Perform Ten Rounds of AES Encryption Flow Using 128-Bit Key 3-64
- AESENC256KL—Perform 14 Rounds of AES Encryption Flow Using 256-Bit Key 3-66
- AESENCLAST—Perform Last Round of an AES Encryption Flow 3-68
- AESENC—Perform One Round of an AES Encryption Flow 3-62
- AESENCWIDE128KL—Perform Ten Rounds of AES Encryption Flow on 8 Blocks with 128-Bit Key 3-70
- AESENCWIDE256KL—Perform 14 Rounds of AES Encryption Flow on 8 Blocks with 256-Bit Key 3-72
- AESIMC—Perform the AES InvMixColumn Transformation 3-74
- AESKEYGENASSIST - AES Round Key Generation Assist 3-75

AND instruction 3-77, 3-592

ANDNPS- Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values 3-89

ANDPD- Bitwise Logical AND of Packed Double Precision Floating-Point Values 3-80

ANDPD instruction 3-79

ANDPS- Bitwise Logical AND of Packed Single Precision Floating-Point Values 3-83

Arctangent, x87 FPU operation 3-402

ARPL instruction 3-92

authenticated code execution mode 6-3

## B

Base (operand addressing) 2-3

BCD integers

- packed 3-310, 3-312, 3-352, 3-354
- unpacked 3-18, 3-20, 3-22, 3-24

BEXTR—Bit Field Extract 3-94

Binary numbers 1-6

Bit order 1-5

BLENDDP — Blend Packed Double Precision Floating-Point Values 3-95

BLENDPS — Blend Packed Single Precision Floating-Point Values 3-97

BLSI-Extract Lowest Set Isolated Bit 3-104

BLMSK - Get Mask Up to Lowest Set Bit 3-105

BLSR —Reset Lowest Set Bit 3-106

BNDCL—Check Lower Bound 3-107

BNDU/BNDCN—Check Upper Bound 3-109

BNDLDX—Load Extended Bounds Using Address Translation 3-111

BNDMK—Make Bounds 3-114

BNDMOV—Move Bounds 3-116

BNDSTX—Store Extended Bounds Using Address Translation 3-119

bootstrap processor 6-16, 6-21, 6-29, 6-30

BOUND instruction 3-122

BOUND range exceeded exception (#BR) 3-122

BOUND—Check Array Index Against Bounds 3-122

Branch hints 2-2

Brand information 3-247

- processor brand index 3-249
- processor brand string 3-247

BSF instruction 3-124

BSR instruction 3-126

BSWAP instruction 3-128

BT instruction 3-129

BTC instruction 3-131, 3-592

BTR instruction 3-133, 3-592

BTS instruction 3-135, 3-592

Byte order 1-5

BZHI —Zero High Bits Starting with Specified Bit Position 3-137

## C

C/C++ compiler intrinsics

- compiler functional equivalents C-1
- composite C-14
- description of 3-12
- lists of C-1
- simple C-2

Cache and TLB information 3-240

- Cache Inclusiveness 3-216
- Caches, invalidating (flushing) 3-518, 5-589
- CALL instruction 3-138
- GETSEC 6-3
- CBW instruction 3-155
- CDQ instruction 3-309
- CDQE instruction 3-155
- CF (carry) flag, EFLAGS register 3-31, 3-129, 3-131, 3-133, 3-135, 3-157, 3-172, 3-314, 3-488, 3-493, 4-150, 4-532, 4-607, 4-630, 4-633, 4-674
- CLC instruction 3-157
- CLD instruction 3-158
- CLFLUSH instruction 3-161, 3-163
  - CPUID flag 3-239
- CLI instruction 3-165
- CLTS instruction 3-169
- CMC instruction 3-172
- CMOVcc flag 3-239
- CMOVcc instructions 3-173
  - CPUID flag 3-239
- CMP instruction 3-177
- CMPPD- Compare Packed Double-Precision Floating-Point Values 3-179
- CMPPS- Compare Packed Single-Precision Floating-Point Values 3-186
- CMPS instruction 3-193, 4-559
- CMPSB instruction 3-193
- CMPSD- Compare Scalar Double-Precision Floating-Point Values 3-197
- CMPSD instruction 3-193
- CMPSQ instruction 3-193
- CMPSS- Compare Scalar Single-Precision Floating-Point Values 3-201
- CMPSW instruction 3-193
- CMPXCHG instruction 3-205, 3-592
- CMPXCHG16B instruction 3-207
  - CPUID bit 3-237
- CMPXCHG8B instruction 3-207
  - CPUID flag 3-239
- COMISD- Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS 3-210
- COMISS- Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS 3-212
- Compatibility mode
  - introduction 2-7
  - see 64-bit mode
  - summary table notation 3-9
- Compatibility, software 1-5
- Condition code flags, EFLAGS register 3-173
- Condition code flags, x87 FPU status word
  - flags affected by instructions 3-14
  - setting 3-438, 3-440, 3-443
- Conditional jump 3-534
- Conforming code segment 3-567
- Constants (floating point), loading 3-392
- Control registers, moving values to and from 4-40
- Cosine, x87 FPU operation 3-368, 3-420
- CPL 3-165, 5-97
- CPUID instruction 3-214, 3-239
- 36-bit page size extension 3-239
- APIC on-chip 3-239
- basic CPUID information 3-215
- cache and TLB characteristics 3-215
- CLFLUSH flag 3-239
- CLFLUSH instruction cache line size 3-236
- CMPXCHG16B flag 3-237
- CMPXCHG8B flag 3-239
- CPL qualified debug store 3-237
- debug extensions, CR4.DE 3-239
- debug store supported 3-240
- deterministic cache parameters leaf 3-215, 3-218, 3-220, 3-221, 3-222, 3-223, 3-224, 3-225, 3-226, 3-227, 3-231
- extended function information 3-232
- feature information 3-238
- FPU on-chip 3-239
- FSAVE flag 3-240
- FXRSTOR flag 3-240
- IA-32e mode available 3-232
- input limits for EAX 3-234
- L1 Context ID 3-237
- local APIC physical ID 3-236
- machine check architecture 3-239
- machine check exception 3-239
- memory type range registers 3-239
- MONITOR feature information 3-244
- MONITOR/MWAIT flag 3-237
- MONITOR/MWAIT leaf 3-216, 3-217, 3-220, 3-221, 3-227, 3-231
- MWAIT feature information 3-244
- page attribute table 3-239
- page size extension 3-239
- performance monitoring features 3-245
- physical address bits 3-233
- physical address extension 3-239
- power management 3-244, 3-245, 3-246, 3-247
- processor brand index 3-236, 3-247
- processor brand string 3-233, 3-247
- processor serial number 3-215, 3-239
- processor type field 3-235
- RDMSR flag 3-239
- returned in EBX 3-236
- returned in ECX & EDX 3-236
- self snoop 3-240
- SpeedStep technology 3-237
- SS2 extensions flag 3-240
- SSE extensions flag 3-240
- SSE3 extensions flag 3-237
- SSSE3 extensions flag 3-237
- SYSENTER flag 3-239
- SYSEXIT flag 3-239
- thermal management 3-244, 3-245, 3-246, 3-247
- thermal monitor 3-237, 3-240
- time stamp counter 3-239
- using CPUID 3-214
- vendor ID string 3-234
- version information 3-215, 3-244
- virtual 8086 Mode flag 3-239

- virtual address bits 3-233
- WRMSR flag 3-239
- CQO instruction 3-309
- CR0 control register 4-649
- CS register 3-139, 3-503, 3-525, 3-540, 4-36, 4-398
- CVTDQ2PD- Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values 3-259, 5-28, 5-34, 5-53, 5-55, 5-60, 5-65, 5-79, 5-81
- CVTDQ2PD instruction 3-256
- CVTDQ2PS- Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values 3-263
- CVTPD2DQ- Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers 3-266
- CVTPD2PI instruction 3-270
- CVTPD2PS- Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values 3-271
- CVTPI2PD instruction 3-275
- CVTPI2PS instruction 3-276
- CVTPS2DQ- Convert Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values 3-277
- CVTPS2DQ- Convert Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values 5-50, 5-69, 5-71
- CVTPS2PI instruction 3-283
- CVTSD2SI- Convert Scalar Double Precision Floating-Point Value to Doubleword Integer 3-284
- CVTSI2SD- Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value 5-28, 5-55, 5-60, 5-65, 5-81
- CVTSS2SS- Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value 3-290
- CVTSS2SD- Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value 3-292
- CVTSS2SI- Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer 3-294
- CVTTPD2DQ- Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers 3-296
- CVTTPD2PI instruction 3-300
- CVTTPS2DQ- Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values 3-301
- CVTTPS2PI instruction 3-304
- CVTTS2SI- Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer 3-305
- CVTSS2SI- Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer 3-307
- CWD instruction 3-309
- CWDE instruction 3-155
- D**
- D (default operation size) flag, segment descriptor 4-402
- DAA instruction 3-310
- DAS instruction 3-312
- Debug registers, moving value to and from 4-43
- DEC instruction 3-314, 3-592
- Denormalized finite number 3-443
- Detecting and Enabling SMX
  - level 2 6-1
- DF (direction) flag, EFLAGS register 3-158, 3-194, 3-497, 3-594, 4-113, 4-182, 4-609, 4-663
- Displacement (operand addressing) 2-3
- DIV instruction 3-316
- Divide error exception (#DE) 3-316
- DIVPD- Divide Packed Double-Precision Floating-Point Values 3-319, 5-303
- DIVPS- Divide Packed Single-Precision Floating-Point Values 3-322
- DIVSD- Divide Scalar Double-Precision Floating-Point Values 3-325
- DIVSS- Divide Scalar Single-Precision Floating-Point Values 3-327
- DS register 3-193, 3-573, 3-594, 4-113, 4-182
- E**
- EDI register 4-609, 4-663, 4-667
- Effective address 3-577
- EFLAGS register
  - condition codes 3-175, 3-360, 3-365
  - flags affected by instructions 3-14
  - popping 4-406
  - popping on return from interrupt 3-525
  - pushing 4-525
  - pushing on interrupts 3-503
  - saving 4-595
  - status flags 3-177, 3-537, 4-614, 4-699
- EIP register 3-139, 3-503, 3-525, 3-540
- EMMS instruction 3-334
- ENCODEKEY128—Encode 128-Bit Key 3-335
- ENCODEKEY256—Encode 256-Bit Key 3-337
- Encodings
  - See machine instructions, opcodes
- ENDBR32—Terminate an Indirect Branch in 32-bit and Compatibility Mode 3-339
- ENTER instruction 3-341
- GETSEC 6-3, 6-10
- ES register 3-573, 4-182, 4-609, 4-667
- ESI register 3-193, 3-594, 4-113, 4-182, 4-663
- ESP register 3-139
- EVEX.R 3-5
- Exceptions
  - BOUND range exceeded (#BR) 3-122
  - notation 1-7
  - overflow exception (#OF) 3-503
  - returning from 3-525
- GETSEC 6-3, 6-5
- Exponent, extracting from floating-point number 3-458
- Extract exponent and significand, x87 FPU operation 3-458
- EXTRACTPS- Extract packed floating-point values 3-344
- F**
- F2XM1 instruction 3-346, 3-458
- FABS instruction 3-348
- FADD instruction 3-349
- FADDP instruction 3-349
- Far pointer, loading 3-573
- Far return, RET instruction 4-562
- FBLD instruction 3-352
- FBSTP instruction 3-354
- FCHS instruction 3-356
- FCLEX instruction 3-358
- FCMOVcc instructions 3-360
- FCOM instruction 3-362
- FCOMI instruction 3-365
- FCOMIP instruction 3-365
- FCOMP instruction 3-362

FCOMPP instruction 3-362  
 FCOS instruction 3-368  
 FDECSTP instruction 3-370  
 FDIV instruction 3-371  
 FDIVP instruction 3-371  
 FDIVR instruction 3-374  
 FDIVRP instruction 3-374  
 Feature information, processor 3-214  
 FFREE instruction 3-377  
 FIADD instruction 3-349  
 FICOM instruction 3-378  
 FICOMP instruction 3-378  
 FIDIV instruction 3-371  
 FIDIVR instruction 3-374  
 FILD instruction 3-380  
 FIMUL instruction 3-398  
 FINCSTP instruction 3-382  
 FINIT instruction 3-383  
 FINIT/FNINIT instructions 3-413  
 FIST instruction 3-385  
 FISTP instruction 3-385  
 FISTTP instruction 3-388  
 FISUB instruction 3-432  
 FISUBR instruction 3-435  
 FLD instruction 3-390  
 FLD1 instruction 3-392  
 FLDCW instruction 3-394  
 FLDENV instruction 3-396  
 FLDL2E instruction 3-392  
 FLDL2T instruction 3-392  
 FLDLG2 instruction 3-392  
 FLDLN2 instruction 3-392  
 FLDPI instruction 3-392  
 FLDZ instruction 3-392  
 Floating point instructions  
   machine encodings B-61  
 Floating-point exceptions  
   SSE and SSE2 SIMD 3-16  
   x87 FPU 3-16  
 Flushing  
   caches 3-518, 5-589  
   TLB entry 3-520  
 FMUL instruction 3-398  
 FMULP instruction 3-398  
 FNCLEX instruction 3-358  
 FNINIT instruction 3-383  
 FNOP instruction 3-401  
 FNSAVE instruction 3-413  
 FNSTCW instruction 3-426  
 FNSTENV instruction 3-396, 3-428  
 FNSTSW instruction 3-430  
 FPATAN instruction 3-402  
 FPREM instruction 3-404  
 FPREM1 instruction 3-406  
 FPTAN instruction 3-408  
 FRNDINT instruction 3-410  
 FRSTOR instruction 3-411  
 FS register 3-573  
 FSAVE instruction 3-413

FSAVE/FNSAVE instructions 3-411  
 FSCALE instruction 3-416  
 FSIN instruction 3-418  
 FSINCOS instruction 3-420  
 FSQRT instruction 3-422  
 FST instruction 3-424  
 FSTCW instruction 3-426  
 FSTENV instruction 3-428  
 FSTP instruction 3-424  
 FSTSW instruction 3-430  
 FSUB instruction 3-432  
 FSUBP instruction 3-432  
 FSUBR instruction 3-435  
 FSUBRP instruction 3-435  
 FTST instruction 3-438  
 FUCOM instruction 3-440  
 FUCOMI instruction 3-365  
 FUCOMIP instruction 3-365  
 FUCOMP instruction 3-440  
 FUCOMPP instruction 3-440  
 FXAM instruction 3-443  
 FXCH instruction 3-445  
 FXRSTOR instruction 3-447  
   CUID flag 3-240  
 FXSAVE instruction 3-450, 5-586, 5-587, 5-618, 5-630, 5-635,  
 5-639, 5-642, 5-645, 5-648, 5-651  
   CUID flag 3-240  
 FXTRACT instruction 3-416, 3-458  
 FYL2X instruction 3-460  
 FYL2XP1 instruction 3-462  
**G**  
 GDT (global descriptor table) 3-582, 3-585  
 GDTR (global descriptor table register) 3-582, 4-619  
 General-purpose instructions  
   64-bit encodings B-18  
   non-64-bit encodings B-7  
 General-purpose registers  
   moving value to and from 4-36  
   popping all 4-402  
   pushing all 4-523  
 GETSEC 6-1, 6-2, 6-5  
 GS register 3-573  
**H**  
 HADDPD instruction 3-471, 3-472  
 HADDPS instruction 3-474  
 Hexadecimal numbers 1-6  
 HLT instruction 3-477  
 HSUBPD instruction 3-478  
 HSUBPS instruction 3-481  
**I**  
 IA-32e mode  
   CUID flag 3-232  
   introduction 2-7, 2-13, 2-35  
   see 64-bit mode  
   see compatibility mode  
 IDIV instruction 3-484  
 IDT (interrupt descriptor table) 3-504, 3-582  
 IDTR (interrupt descriptor table register) 3-582, 4-645  
 IF (interrupt enable) flag, EFLAGS register 3-165, 4-664



- Immediate operands 2-3
- IMUL instruction 3-487
- IN instruction 3-491
- INC instruction 3-493, 3-592
- Index (operand addressing) 2-3
- Initialization x87 FPU 3-383
- initiating logical processor 6-4, 6-5, 6-10, 6-21, 6-22
- INS instruction 3-497, 4-559
- INSB instruction 3-497
- INSD instruction 3-497
- INSERTPS- Insert Scalar Single-Precision Floating-Point Value 3-500
- instruction encodings B-58, B-64, B-70
- Instruction format
  - base field 2-3
  - description of reference information 3-1
  - displacement 2-3
  - immediate 2-3
  - index field 2-3
  - Mod field 2-3
  - ModR/M byte 2-3
  - opcode 2-3
  - operands 1-6
  - prefixes 2-1
  - r/m field 2-3
  - reg/opcode field 2-3
  - scale field 2-3
  - SIB byte 2-3
  - See also: machine instructions, opcodes
- Instruction reference, nomenclature 3-1
- Instruction set, reference 3-1
- INSW instruction 3-497
- INT 3 instruction 3-503
- Integer, storing, x87 FPU data type 3-385
- Intel 64 architecture
  - instruction format 2-1
- Intel NetBurst microarchitecture 1-3
- Intel software network link 1-9
- Intel VTune Performance Analyzer
  - related information 1-9
- Intel Xeon processor 1-1
- Intel® Trusted Execution Technology 6-3
- Inter-privilege level
  - call, CALL instruction 3-138
  - return, RET instruction 4-562
- Interrupts
  - returning from 3-525
  - software 3-503
- INTn instruction 3-503
- INTO instruction 3-503
- Intrinsics
  - compiler functional equivalents C-1
  - composite C-14
  - description of 3-12
  - list of C-1
  - simple C-2
- INVD instruction 3-518
- INVLPG instruction 3-520
- IOPL (I/O privilege level) field, EFLAGS register 3-165
- IRET instruction 3-525
- IRETD instruction 3-525
- J**
  - Jcc instructions 3-534
  - JMP instruction 3-539
  - Jump operation 3-539
- L**
  - L1 Context ID 3-237
  - LAHF instruction 3-566
  - LAR instruction 3-567
  - Last branch
    - interrupt & exception recording
      - description of 4-577
  - LDDQU instruction 3-570
  - LDMXCSR instruction 3-572, 4-539, 5-593
  - LDS instruction 3-573
  - LDT (local descriptor table) 3-585
  - LDTR (local descriptor table register) 3-585, 4-647
  - LEA instruction 3-577
  - LEAVE instruction 3-579
  - LES instruction 3-573
  - LFENCE instruction 3-581
  - LFS instruction 3-573
  - LGDT instruction 3-582
  - LGS instruction 3-573
  - LIDT instruction 3-582
  - LLDT instruction 3-585
  - LMSW instruction 3-587
  - Load effective address operation 3-577
  - LOADIWKEY—Load Internal Wrapping Key 3-589
  - LOCK prefix 3-27, 3-32, 3-77, 3-131, 3-133, 3-135, 3-205, 3-314, 3-493, 3-592, 4-167, 4-170, 4-172, 4-607, 4-674, 5-609, 5-614, 5-622
  - Locking operation 3-592
  - LODS instruction 3-594, 4-559
  - LODSB instruction 3-594
  - LODSD instruction 3-594
  - LODSQ instruction 3-594
  - LODSW instruction 3-594
  - Log (base 2), x87 FPU operation 3-462
  - Log epsilon, x87 FPU operation 3-460
  - LOOP instructions 3-597
  - LOOPcc instructions 3-597
  - LSL instruction 3-599
  - LSS instruction 3-573
  - LTR instruction 3-602
  - LZCNT - Count the Number of Leading Zero Bits 3-604
- M**
  - Machine check architecture
    - CPUID flag 3-239
    - description 3-239
  - Machine instructions
    - 64-bit mode B-1
    - condition test (tttn) field B-6
    - direction bit (d) field B-6
    - floating-point instruction encodings B-61
    - general description B-1
    - general-purpose encodings B-7-B-37
    - legacy prefixes B-1

- MMX encodings B-38-B-41
- opcode fields B-2
- operand size (w) bit B-4
- P6 family encodings B-41
- Pentium processor family encodings B-37
- reg (reg) field B-3, B-4
- REX prefixes B-2
- segment register (sreg) field B-5
- sign-extend (s) bit B-5
- SIMD 64-bit encodings B-37
- special 64-bit encodings B-61
- special fields B-2
- special-purpose register (eee) field B-5
- SSE encodings B-42-B-47
- SSE2 encodings B-47-B-56
- SSE3 encodings B-57-B-58
- SSSE3 encodings B-58-B-60
- VMX encodings B-112, B-113
- See also: opcodes
- Machine status word, CR0 register 3-587, 4-649
- MASKMOVDQU instruction 4-43
- MASKMOVQ instruction 5-296
- MAXPD- Maximum of Packed Double-Precision Floating-Point Values 4-12
- MAXPS- Maximum of Packed Single-Precision Floating-Point Values 4-15
- MAXSD- Return Maximum Scalar Double-Precision Floating-Point Value 4-18
- MAXSS- Return Maximum Scalar Single-Precision Floating-Point Value 4-20
- measured environment 6-1
- Measured Launched Environment 6-1, 6-25
- MFENCE instruction 4-22
- MINPD- Minimum of Packed Double-Precision Floating-Point Values 4-23
- MINPS- Minimum of Packed Single-Precision Floating-Point Values 4-26
- MINSD- Return Minimum Scalar Double-Precision Floating-Point Value 4-29
- MINSS- Return Minimum Scalar Single-Precision Floating-Point Value 4-31
- MLE 6-1
- MMX instructions
  - CPUID flag for technology 3-240
  - encodings B-38
- Mod field, instruction format 2-3
- Model & family information 3-244
- ModR/M byte 2-3
  - 16-bit addressing forms 2-5
  - 32-bit addressing forms of 2-6
  - description of 2-3
- MONITOR instruction 4-33
  - CPUID flag 3-237
  - feature data 3-244
- MOV instruction 4-35
- MOV instruction (control registers) 4-40, 4-63, 4-65
- MOV instruction (debug registers) 4-43, 4-53
- MOVAPD- Move Aligned Packed Double-Precision Floating-Point Values 4-45
- MOVAPS- Move Aligned Packed Single-Precision Floating-Point Values 4-49
- MOVD instruction 4-53
- MOVDDUP- Replicate Double FP Values 4-60
- MOVDQ2Q instruction 4-80
- MOVDDQA- Move Aligned Packed Integer Values 4-67
- MOVDQU- Move Unaligned Packed Integer Values 4-72
- MOVHLPS - Move Packed Single-Precision Floating-Point Values High to Low 4-81
- MOVHPD- Move High Packed Double-Precision Floating-Point Values 4-83
- MOVHPS- Move High Packed Single-Precision Floating-Point Values 4-85
- MOVLPD- Move Low Packed Double-Precision Floating-Point Values 4-89
- MOVLPS- Move Low Packed Single-Precision Floating-Point Values 4-91
- MOVMSKPD instruction 4-93
- MOVMSKPS instruction 4-95
- MOVNTDQ instruction 4-112
- MOVNTDQ- Store Packed Integers Using Non-Temporal Hint 4-99
- MOVNTI instruction 4-112
- MOVNTPD- Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint 4-103
- MOVNTPS- Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint 4-105
- MOVNTQ instruction 4-107
- MOVQ instruction 4-53, 4-108
- MOVQ2DQ instruction 4-111
- MOVS instruction 4-113, 4-559
- MOVSB instruction 4-113
- MOVSD instruction 4-113
- MOVSD- Move or Merge Scalar Double-Precision Floating-Point Value 4-117
- MOVSHDUP- Replicate Single FP Values 4-120
- MOVSLDUP- Replicate Single FP Values 4-123
- MOVSQ instruction 4-113
- MOVSS- Move or Merge Scalar Single-Precision Floating-Point Value 4-126
- MOVSW instruction 4-113
- MOVSX instruction 4-130
- MOVXSD instruction 4-130
- MOVUPD- Move Unaligned Packed Double-Precision Floating-Point Values 4-132
- MOVUPS- Move Unaligned Packed Single-Precision Floating-Point Values 4-136
- MOVZX instruction 4-140
- MSRs (model specific registers)
  - reading 4-541
- MUL instruction 3-22, 4-150
- MULPD- Multiply Packed Double-Precision Floating-Point Values 4-152
- MULPS- Multiply Packed Single-Precision Floating-Point Values 4-155
- MULSD- Multiply Scalar Double-Precision Floating-Point Values 4-158
- MULSS- Multiply Scalar Single-Precision Floating-Point Values 4-160
- Multi-byte no operation 4-167, 4-169, B-13

MULX - Unsigned Multiply Without Affecting Flags 4-162  
 MVMM 6-1, 6-5, 6-37  
 MWAIT instruction 4-164  
   CUID flag 3-237  
   feature data 3-244

## N

NaN. testing for 3-438  
 Near  
   return, RET instruction 4-562  
 NEG instruction 3-592, 4-167  
 NetBurst microarchitecture (see Intel NetBurst microarchitecture)  
 No operation 4-167, 4-169, B-12  
 Nomenclature, used in instruction reference pages 3-1  
 NOP instruction 4-169  
 NOT instruction 3-592, 4-170  
 Notation  
   bit and byte order 1-5  
   exceptions 1-7  
   hexadecimal and binary numbers 1-6  
   instruction operands 1-6  
   reserved bits 1-5  
   segmented addressing 1-6  
 Notational conventions 1-5  
 NT (nested task) flag, EFLAGS register 3-525

## O

OF (carry) flag, EFLAGS register 3-488  
 OF (overflow) flag, EFLAGS register 3-31, 3-503, 4-150, 4-607, 4-630, 4-633, 4-674  
 Opcode format 2-3  
 Opcodes  
   addressing method codes for A-1  
   extensions A-17  
   extensions tables A-18  
   group numbers A-17  
   integers  
     one-byte opcodes A-7  
     two-byte opcodes A-7  
   key to abbreviations A-1  
   look-up examples A-3, A-17, A-20  
   ModR/M byte A-17  
   one-byte opcodes A-3, A-7  
   opcode maps A-1  
   operand type codes for A-2  
   register codes for A-3  
   superscripts in tables A-6  
   two-byte opcodes A-4, A-5, A-7  
   VMX instructions B-112, B-113  
   x87 ESC instruction opcodes A-20  
 Operands 1-6  
 OR instruction 3-592, 4-172  
 ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point Values 4-177  
 OUT instruction 4-180  
 OUTS instruction 4-182, 4-559  
 OUTSB instruction 4-182  
 OUTSD instruction 4-182  
 OUTSW instruction 4-182  
 Overflow exception (#OF) 3-503

## P

P6 family processors  
   description of 1-1  
   machine encodings B-41  
 PABSB instruction 4-186, 4-200, 5-87, 5-426, 5-437, 5-452  
 PABSD instruction 4-186, 4-200, 5-87, 5-426, 5-437, 5-452  
 PABSW instruction 4-186, 4-200, 5-87, 5-426, 5-437, 5-452  
 PACKSSDW instruction 4-192  
 PACKSSWB instruction 4-192  
 PACKUSWB instruction 4-205  
 PADDB/PADDW/PADDD/PADDQ - Add Packed Integers 4-210  
 PADDSD instruction 4-217  
 PADDW instruction 4-217  
 PADDUSB instruction 4-221  
 PADDUSW instruction 4-221  
 PALIGNR instruction 4-225  
 PAND instruction 4-229  
 PANDN instruction 4-232  
 GETSEC 6-4  
 PAUSE instruction 4-235  
 PAVGB instruction 4-236  
 PAVGW instruction 4-236  
 PCE flag, CR4 register 4-546  
 PCLMULQDQ - Carry-Less Multiplication Quadword 5-322, 5-331  
 PCMPQB instruction 4-250  
 PCMPQD instruction 4-250  
 PCMPQW instruction 4-250  
 PCMPGTB instruction 4-263  
 PCMPGTD instruction 4-263  
 PCMPGTW instruction 4-263  
 PDEP - Parallel Bits Deposit 4-283  
 PE (protection enable) flag, CR0 register 3-587  
 Pending break enable 3-240  
 Pentium 4 processor 1-1  
 Pentium II processor 1-3  
 Pentium III processor 1-3  
 Pentium Pro processor 1-3  
 Pentium processor 1-1  
 Pentium processor family processors  
   machine encodings B-37  
 Performance-monitoring counters  
   CUID inquiry for 3-245  
 PEXT - Parallel Bits Extract 4-285  
 PEXTRW instruction 4-290  
 PHADDD instruction 4-293  
 PHADDSW instruction 4-297  
 PHADDW instruction 4-293  
 PHSUBD instruction 4-301  
 PHSUBSW instruction 4-304  
 PHSUBW instruction 4-301  
 Pi 3-392  
 PINSRW instruction 4-309, 4-436  
 PMADDUSW instruction 4-311  
 PMADDUSW instruction 4-311  
 PMADDWD instruction 4-314  
 PMULHSW instruction 4-374  
 PMULHW instruction 4-378  
 PMULHW instruction 4-382  
 PMULLW instruction 4-390

- PMULUDQ instruction 4-394
- POP instruction 4-397
- POPA instruction 4-402
- POPAD instruction 4-402
- POPF instruction 4-406
- POPFD instruction 4-406
- POPfq instruction 4-406
- POR instruction 4-410
- PREFETCHh instruction 4-413
- PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint 4-417
- Prefixes
  - Address-size override prefix 2-2
  - Branch hints 2-2
  - branch hints 2-2
  - instruction, description of 2-1
  - legacy prefix encodings B-1
  - LOCK 2-1, 3-592
  - Operand-size override prefix 2-2
  - REP or REPE/REPZ 2-1
  - REP/REPE/REPZ/REPNE/REPnz 4-558
  - REPNE/REPnz 2-1
  - REX prefix encodings B-2
  - Segment override prefixes 2-2
- PSADBw instruction 4-417
- PSHUFb instruction 4-421
- PSHUFD instruction 4-425
- PSHUFW instruction 4-429
- PSHUFLw instruction 4-432
- PSHUFW instruction 4-435
- PSIGNb instruction 4-436
- PSIGND instruction 4-436
- PSIGNw instruction 4-436
- PSLLD instruction 4-442
- PSLLDQ instruction 4-440
- PSLLQ instruction 4-442
- PSLLw instruction 4-442
- PSRAD instruction 4-454
- PSRAW instruction 4-454
- PSRLD instruction 4-466
- PSRLDQ instruction 4-464
- PSRLQ instruction 4-466
- PSRLw instruction 4-466
- PSUBB instruction 4-478
- PSUBD instruction 4-478
- PSUBQ instruction 4-485
- PSUBSB instruction 4-488
- PSUBSW instruction 4-488
- PSUBUSB instruction 4-492
- PSUBUSw instruction 4-492
- PSUBw instruction 4-478
- PTEST- Packed Bit Test 3-561
- PUNPCKHBw instruction 4-500
- PUNPCKHDQ instruction 4-500
- PUNPCKHQDQ instruction 4-500
- PUNPCKHwD instruction 4-500
- PUNPCKLBw instruction 4-510
- PUNPCKLDQ instruction 4-510
- PUNPCKLQDQ instruction 4-510
- PUNPCKLwD instruction 4-510
- PUSH instruction 4-520
- PUSHA instruction 4-523
- PUSHAD instruction 4-523
- PUSHF instruction 4-525
- PUSHFD instruction 4-525
- PXOR instruction 4-527
- R**
  - R/m field, instruction format 2-3
  - RC (rounding control) field, x87 FPU control word 3-385, 3-392, 3-424
  - RCL instruction 4-530
  - RCPPS instruction 4-535
  - RCPS instruction 4-537
  - RCR instruction 4-530
  - RDMSR instruction 4-541, 4-554
    - CPUID flag 3-239
  - RDPMC instruction 4-544, 4-546, 5-597
  - RDTS instruction 4-548, 4-554, 4-556
  - Reg/opcode field, instruction format 2-3
  - Related literature 1-8
  - Remainder, x87 FPU operation 3-406
  - REP/REPE/REPZ/REPNE/REPnz prefixes 3-194, 3-498, 4-183, 4-558
  - Reserved
    - use of reserved bits 1-5
  - Responding logical processor 6-4
  - responding logical processor 6-4, 6-5
  - RET instruction 4-562
  - REX prefixes
    - addressing modes 2-9
    - and INC/DEC 2-8
    - encodings 2-8, B-2
    - field names 2-9
    - ModR/M byte 2-8
    - overview 2-8
    - REX.B 2-8
    - REX.R 2-8
    - REX.W 2-8
    - special encodings 2-11
  - RIP-relative addressing 2-12
  - ROL instruction 4-530
  - ROR instruction 4-530
  - RORX - Rotate Right Logical Without Affecting Flags 4-575
  - Rounding
    - modes, floating-point operations 4-577
  - Rounding control (RC) field
    - MXCSR register 4-577
    - x87 FPU control word 4-577
  - Rounding, round to integer, x87 FPU operation 3-410
  - ROUNDPD- Round Packed Double-Precision Floating-Point Values 4-675
  - RPL field 3-92
  - RSM instruction 4-586
  - RSQRTPS instruction 4-588
  - RSQRTSS instruction 4-590
- S**
  - Safer Mode Extensions 6-1
  - SAHF instruction 4-595

- SAL instruction 4-597
- SAR instruction 4-597
- SBB instruction 3-592, 4-606
- Scale (operand addressing) 2-3
- Scale, x87 FPU operation 3-416
- Scan string instructions 4-609
- SCAS instruction 4-559, 4-609
- SCASB instruction 4-609
- SCASD instruction 4-609
- SCASW instruction 4-609
- Segment
  - descriptor, segment limit 3-599
  - limit 3-599
  - registers, moving values to and from 4-36
  - selector, RPL field 3-92
- Segmented addressing 1-6
- Self Snoop 3-240
- GETSEC 6-2, 6-4, 6-5
- SENDER sleep state 6-10
- SETcc instructions 4-613
- GETSEC 6-4
- SF (sign) flag, EFLAGS register 3-31
- SFENCE instruction 4-618
- SGDT instruction 4-619
- SHAF instruction 4-595
- Shift instructions 4-597
- SHL instruction 4-597
- SHLD instruction 4-630
- SHR instruction 4-597
- SHRD instruction 4-633
- SHUFDP - Shuffle Packed Double Precision Floating-Point Values 4-636, 4-675
- SHUFPS - Shuffle Packed Single Precision Floating-Point Values 4-641
- SIB byte 2-3
  - 32-bit addressing forms of 2-7, 2-21
  - description of 2-3
- SIDT instruction 4-619, 4-645
- Significand, extracting from floating-point number 3-458
- SIMD floating-point exceptions, unmasking, effects of 3-572, 4-539, 5-593
- Sine, x87 FPU operation 3-418, 3-420
- SINIT 6-4
- SLDT instruction 4-647
- GETSEC 6-4
- SMSW instruction 4-649
- SpeedStep technology 3-237
- SQRTPD- Square Root of Double-Precision Floating-Point Values 4-675
- SQRTPD—Square Root of Double-Precision Floating-Point Values 4-651
- SQRTPS- Square Root of Single-Precision Floating-Point Values 4-654
- SQRTSD - Compute Square Root of Scalar Double-Precision Floating-Point Value 4-657, 4-675
- SQRTSS - Compute Square Root of Scalar Single-Precision Floating-Point Value 4-659
- Square root, Fx87 PU operation 3-422
- SS register 3-573, 4-36, 4-398
- SSE extensions
  - cacheability instruction encodings B-47
  - CPUID flag 3-240
  - floating-point encodings B-42
  - instruction encodings B-42
  - integer instruction encodings B-46
  - memory ordering encodings B-47
- SSE2 extensions
  - cacheability instruction encodings B-56
  - CPUID flag 3-240
  - floating-point encodings B-48
  - integer instruction encodings B-52
- SSE3
  - CPUID flag 3-237
- SSE3 extensions
  - CPUID flag 3-237
  - event mgmt instruction encodings B-57
  - floating-point instruction encodings B-57
  - integer instruction encodings B-57, B-58
- SSSE3 extensions B-58, B-64, B-70
  - CPUID flag 3-237
- Stack, pushing values on 4-520
- Status flags, EFLAGS register 3-175, 3-177, 3-360, 3-365, 3-537, 4-614, 4-699
- STC instruction 4-662
- STD instruction 4-663
- Stepping information 3-244
- STI instruction 4-664
- STMXCSR instruction 4-666
- STOS instruction 4-559, 4-667
- STOSB instruction 4-667
- STOSD instruction 4-667
- STOSQ instruction 4-667
- STOSW instruction 4-667
- STR instruction 4-671
- String instructions 3-193, 3-497, 3-594, 4-113, 4-182, 4-609, 4-667
- SUB instruction 3-24, 3-312, 3-592, 4-673
- SUBPD- Subtract Packed Double Precision Floating-Point Values 4-675
- SUBPD- Subtract Packed Double-Precision Floating-Point Values 4-675
- SUBPS- Subtract Packed Single-Precision Floating-Point Values 4-678
- SUBSD- Subtract Scalar Double-Precision Floating-Point Values 4-681
- SUBSS- Subtract Scalar Single-Precision Floating-Point Values 4-683
- SWAPGS instruction 4-685
- SYSCALL instruction 4-687
- SYSENTER instruction 4-690
  - CPUID flag 3-239
- SYSEXIT instruction 4-693
  - CPUID flag 3-239
- SYSRET instruction 4-696
- T**
- Tangent, x87 FPU operation 3-408
- Task register
  - loading 3-602

- storing 4-671
- Task switch
  - CALL instruction 3-138
  - return from nested task, IRET instruction 3-525
- TEST instruction 4-699, 5-583
- Thermal Monitor
  - CPUID flag 3-240
- Thermal Monitor 2 3-237
  - CPUID flag 3-237
- Time Stamp Counter 3-239
- Time-stamp counter, reading 4-554, 4-556
- TLB entry, invalidating (flushing) 3-520
- Trusted Platform Module 6-5
- TS (task switched) flag, CR0 register 3-169
- TSS, relationship to task register 4-671
- TZCNT - Count the Number of Trailing Zero Bits 4-703

## U

- UCOMISD - Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS 4-705
- UCOMISD instruction 4-703
- UCOMISS - Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS 4-707
- UD2 instruction 4-709
- Undefined, format opcodes 3-438
- Unordered values 3-362, 3-438, 3-440
- UNPCKHPD- Unpack and Interleave High Packed Double-Precision Floating-Point Values 4-714
- UNPCKHPS- Unpack and Interleave High Packed Single-Precision Floating-Point Values 4-718
- UNPCKLPD- Unpack and Interleave Low Packed Double-Precision Floating-Point Values 4-722
- UNPCKLPS- Unpack and Interleave Low Packed Single-Precision Floating-Point Values 4-726

## V

- VALIGND/VALIGNQ- Align Doubleword/Quadword Vectors 4-729, 5-5
- VBLENDMPD- Blend Float64 Vectors Using an OpMask Control 5-9
- VCVTPD2UDQ- Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers 5-31
- VCVTPS2UDQ- Convert Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values 5-44
- VCVTSD2USI- Convert Scalar Double Precision Floating-Point Value to Unsigned Doubleword Integer 5-57
- VCVTSS2USI- Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer 5-58
- VCVTTPD2UDQ- Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers 5-62
- VCVTTPS2UDQ- Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values 5-67
- VCVTSD2USI- Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer 5-73
- VCVTSS2USI- Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer 5-74
- VCVTUDQ2PD- Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values 4-729, 5-75
- VCVTUDQ2PS- Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values 5-77

- VCVTUSI2SD- Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value 5-83
- VCVTUSI2SS- Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value 5-85
- VERR instruction 5-97
- Version information, processor 3-214
- VERW instruction 5-97
- VEX 3-3
- VEX.B 3-3
- VEX.L 3-3, 3-4
- VEX.mmmmm 3-3
- VEX.pp 3-3, 3-4
- VEX.R 3-4
- VEX.W 3-3
- VEX.X 3-3
- VEXP2PD—Approximation to the Exponential  $2^x$  of Packed Double-Precision Floating-Point Values with Less Than  $2^{-23}$  Relative Error 5-99
- VEXP2PS—Approximation to the Exponential  $2^x$  of Packed Single-Precision Floating-Point Values with Less Than  $2^{-23}$  Relative Error 6-10
- VEXTRACTF128- Extract Packed Floating-Point Values 5-99
- VFMADD132SS/VFMADD213SS/VFMADD231SS - Fused Multiply-Add of Scalar Single-Precision Floating-Point Values 5-142
- VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD - Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values 5-145
- VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS - Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values 5-155
- VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values 5-191
- VFMSUB132SD/VFMSUB213SD/VFMSUB231SD - Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values 5-198
- VFMSUB132SS/VFMSUB213SS/VFMSUB231SS - Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values 5-201
- VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD - Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values 5-164
- VFNMADD132PD/VFNMADD213PD/VFNMADD231PD - Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values 5-204
- VFNMADD132PS/VFNMADD213PS/VFNMADD231PS - Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values 5-211
- VFNMADD132SD/VFNMADD213SD/VFNMADD231SD - Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values 5-217
- VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD - Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values 5-235
- VGATHERDPS/VGATHERDPD - Gather Packed Single, Packed Double with Signed Dword 5-260
- VGATHERDPS/VGATHERQPS - Gather Packed SP FP values Using Signed Dword/Qword Indices 5-255
- VGATHERPFODPS/VGATHERPFQOPS/VGATHERPFODPD/VGATHER



RPFQOPD - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint 5-263  
 VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint 6-14  
 VGATHERQPS/VGATHERQPD - Gather Packed Single, Packed Double with Signed Qword Indices 5-263  
 VINSERTF128/VINSERTF32x4/VINSERTF64x4- Insert Packed Floating-Point Values 5-288  
 VINSERTI128/VINSERTI32x4/VINSERTI64x4- Insert Packed Integer Values 5-292  
 Virtual Machine Monitor 6-1  
 VM (virtual 8086 mode) flag, EFLAGS register 3-525  
 VMM 6-1  
 VPBLENDMD- Blend Int32 Vectors Using an OpMask Control 5-305  
 VPBROADCASTM—Broadcast Mask to Vector Register 5-20  
 VPCMPD/VPCMPUD - Compare Packed Integer Values into Mask 5-325  
 VPCMPQ/VPCMPUQ - Compare Packed Integer Values into Mask 5-328  
 VPCONFLICTD/Q - Detect Conflicts Within a Vector of Packed Dword, Packed Qword Values into Dense Memory/Register 5-99  
 VPERM2I128 - Permute Integer Values 5-354  
 VPERMI2B - Full Permute of Bytes from Two Tables Overwriting the Index 5-5, 6-6  
 VPERMILPD- Permute Double-Precision Floating-Point Values 5-369  
 VPERMILPS- Permute Single-Precision Floating-Point Values 5-374  
 VPERMPD - Permute Double-Precision Floating-Point Elements 5-354  
 VPERMT2W/D/Q/PS/PD—Full Permute from Two Tables Overwriting one Table 5-388  
 VPGATHERDD/VPGATHERDQ- Gather Packed Dword, Packed Qword with Signed Dword Indices 5-406  
 VPGATHERDQ/VPGATHERQQ - Gather Packed Qword values Using Signed Dword/Qword Indices 5-409  
 VPGATHERQD/VPGATHERQQ- Gather Packed Dword, Packed Qword with Signed Qword Indices 5-413  
 VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values 5-416  
 VPMOVDW/VPMOVSDW/VPMOVUSDW - Down Convert DWord to Word 5-433  
 VPMOVQB/VPMOVSQB/VPMOVUSQB - Down Convert QWord to Byte 5-440  
 VPMOVQD/VPMOVSQD/VPMOVUSDQ - Down Convert QWord to DWord 5-444  
 VPMOVQW/VPMOVSQW/VPMOVUSQW - Down Convert QWord to Word 5-448  
 VPMULTISHIFTQB - Select Packed Unaligned Bytes from Quadword Source 5-300, 5-348  
 VPTERNLOGD/VPTERNLOGQ - Bitwise Ternary Logic 5-503  
 VPTESTMD/VPTESTMQ - Logical AND and Set Mask 5-506  
 VRCP28PD—Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than  $2^{-28}$  Relative Error 5-536  
 VRCP28PS—Approximation to the Reciprocal of Packed Sin-

gle-Precision Floating-Point Values with Less Than  $2^{-28}$  Relative Error 5-536  
 VRCP28SD—Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than  $2^{-28}$  Relative Error 6-22  
 VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than  $2^{-28}$  Relative Error 6-26  
 VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than  $2^{-28}$  Relative Error 5-564  
 VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than  $2^{-28}$  Relative Error 6-32  
 VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than  $2^{-28}$  Relative Error 6-30  
 VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than  $2^{-28}$  Relative Error 6-34  
 VSCATTERPFODPS/VSCATTERPFQOPS/VSCATTERPFODPD/VSCATTERPFQOPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write 5-578  
 VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write 6-38

## W

WAIT/FWAIT instructions 5-588  
 GETSEC 6-4  
 WBINVD instruction 5-589, 5-591  
 WBINVD/INVD bit 3-216  
 Write-back and invalidate caches 5-589  
 WRMSR instruction 5-595  
 CPUID flag 3-239

## X

x87 FPU  
   checking for pending x87 FPU exceptions 5-588  
   constants 3-392  
   initialization 3-383  
   instruction opcodes A-20  
 x87 FPU control word  
   loading 3-394, 3-396  
   RC field 3-385, 3-392, 3-424  
   restoring 3-411  
   saving 3-413, 3-428  
   storing 3-426  
 x87 FPU data pointer 3-396, 3-411, 3-413, 3-428  
 x87 FPU instruction pointer 3-396, 3-411, 3-413, 3-428  
 x87 FPU last opcode 3-396, 3-411, 3-413, 3-428  
 x87 FPU status word  
   condition code flags 3-362, 3-378, 3-438, 3-440, 3-443  
   loading 3-396  
   restoring 3-411  
   saving 3-413, 3-428, 3-430  
   TOP field 3-382  
   x87 FPU flags affected by instructions 3-14  
 x87 FPU tag word 3-396, 3-411, 3-413, 3-428

## INDEX

XABORT - Transaction Abort 5-607  
XADD instruction 3-592, 5-609  
XCHG instruction 3-592, 5-614  
XCRO 5-651, 5-652  
XEND - Transaction End 5-616  
XGETBV 5-618, 5-630, 5-635, B-41  
XLAB instruction 5-620  
XLAT instruction 5-620  
XOR instruction 3-592, 5-622  
XORPD- Bitwise Logical XOR of Packed Double Precision Floating-Point Values 5-624  
XORPS- Bitwise Logical XOR of Packed Single Precision Floating-Point Values 5-627  
XRSTOR B-41  
XSAVE 5-618, 5-633, 5-634, 5-637, 5-638, 5-639, 5-640, 5-641, 5-642, 5-643, 5-644, 5-645, 5-647, 5-648, 5-650, 5-651, 5-652, B-41  
XSETBV 5-645, 5-651, B-41  
XTEST - Test If In Transactional Execution 5-653  
**Z**  
ZF (zero) flag, EFLAGS register 3-205, 3-567, 3-597, 3-599, 4-559, 5-97