{"payload":{"header_redesign_enabled":false,"results":[{"id":"434869767","archived":false,"color":"#DAE1C2","followers":4,"has_funding_file":false,"hl_name":"GabbedT/FIFO","hl_trunc_description":"FIFO buffer library. Written and verified in SystemVerilog. Can be synthetised in ASIC or FPGA.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":434869767,"name":"FIFO","owner_id":68828254,"owner_login":"GabbedT","updated_at":"2022-06-17T11:29:47.901Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","buffer","systemverilog","fifo","hdl","digitaldesign"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AGabbedT%252FFIFO%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/GabbedT/FIFO/star":{"post":"BUOfzgDc8ZgPPhE1mZ3lRLXaLcBzpSVmHfvcV9YdyqXyg39rZXNGpGiHJXaoMDTDYOdpk5OcK00CfGwUwxAwCg"},"/GabbedT/FIFO/unstar":{"post":"yCNWWmjyKimm0e-GPaZmbrQb4vQ9UeNG_jfvXuEA3F3G7XxhAtZCsq5QuutW_TuZqf4T13tIsfk9WHwdh6cCqg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pAeus0kgaTfkQmJ6jqyL2wBdnFgsiCtj-AXnQMZUM94fALa1fUZhKuRum4nxDPQbRmHpHZ9E4i7FKaE2T_WgaA"}}},"title":"Repository search results"}