
Hardware Organization Lab 3

Q1.





Equation: a'b+ab'

Truth Table:

Α	В	A'B	AB'	A'B+AB'
1	1	0	0	0
1	0	0	1	1
0	1	1	0	1
0	0	0	0	0

This can be replaced using a XOR gate






Equation: (ab)' + ab


Truth table:

Α	В	AB	(AB)'	(Ab)'+(ab)
1	1	1	0	1
1	0	0	1	1
0	1	0	1	1
0	0	0	1	1

This can be replaced by a simpler circuit:



Equation: a+a'+b



Equation: ((a+b).c) + ((a.b).c')

Truth Table:

Α	В	С	A+B	A.B	(A+B).C	(A.B).C'	((A+B).C + ((A.B).C')
1	1	1	1	1	1	0	1
1	1	0	1	1	0	1	1
1	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	0	0	0
1	0	1	1	0	1	0	1
0	0	0	0	0	0	0	0

This part of the circuit is acting as a 2-1 mux:

