

```

process (sum, sum_norm, expb, lead0)
begin
  if sum(8)='1' then -- w/ carry out; shift frac to right
    expn <= expb + 1;
    fracn <= sum(8 downto 1);
  elsif (lead0 > expb) then -- too small to normalize;
    expn <= (others=>'0'); -- set to 0
    fracn <= (others=>'0');
  else
    expn <= expb - lead0;
    fracn <= sum_norm;
  end if;
end process;

-- form output
sign_out <= signb;
exp_out <= std_logic_vector(expn);
frac_out <= std_logic_vector(fracn);
end arch;

```

The circuit in the first stage compares the magnitudes and routes the big number to the `signb`, `expb`, and `fracb` signals and the smaller number to the `signs`, `exps`, and `fracs` signals. The comparison is done between `exp1&frac1` and `exp2&frac2`. It implies that the exponents are compared first, and if they are the same, the significands are compared.

The circuit in the second stage performs alignment. It first calculates the difference between the two exponents, which is `expb-exps`, and then shifts the significand, `fracs`, to the right by this amount. The aligned significand is labeled `fracn`. The circuit in the third stage performs sign-magnitude addition, similar to that in Section 3.7.2. Note that the operands are extended by 1 bit to accommodate the carry-out bit.

The circuit in the fourth stage performs normalization, which adjusts the result to make the final output conform to the normalized format. The normalization circuit is constructed in three segments. The first segment counts the number of leading zeros. It is somewhat like a priority encoder. The second segment shifts the significands to the left by the amount specified by the leading-zero counting circuit. The last segment checks the carry-out and zero conditions and generates the final normalized number.

Testing circuit The floating-point adder has two 13-bit input operands. Since the prototyping board has only one 8-bit switch and four 1-bit pushbuttons, it cannot provide enough number of physical inputs to test the circuit. To accommodate the 26 bits of the floating-point adder, we must create a testing circuit and assign constants or duplicated switch signals to the adder's input operands. An example is shown in Listing 3.20. It assigns one operand as constant and uses duplicated switch signals for the other operand. The addition result is passed to the hexadecimal decoders and the sign circuit and is shown on the seven-segment LED display.

Listing 3.20 Floating-point adder testing circuit

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity fp_adder_test is
  port (

```

```

        clk: in std_logic;
        sw: in std_logic_vector(7 downto 0);
        btn: in std_logic_vector(3 downto 0);
        an: out std_logic_vector(3 downto 0);
10      sseg: out std_logic_vector(7 downto 0)
    );
end fp_adder_test;

architecture arch of fp_adder_test is
15  signal sign1, sign2: std_logic;
  signal exp1, exp2: std_logic_vector(3 downto 0);
  signal frac1, frac2: std_logic_vector(7 downto 0);
  signal sign_out: std_logic;
  signal exp_out: std_logic_vector(3 downto 0);
20  signal frac_out: std_logic_vector(7 downto 0);
  signal led3, led2, led1, led0:
      std_logic_vector(7 downto 0);
begin
    -- set up the fp adder input signals
25  sign1 <= '0';
  exp1 <= "1000";
  frac1 <= '1' & sw(1) & sw(0) & "10101";
  sign2 <= sw(7);
  exp2 <= btn;
30  frac2 <= '1' & sw(6 downto 0);

    -- instantiate fp adder
  fp_add_unit: entity work.fp_adder
    port map(
35      sign1=>sign1, sign2=>sign2, exp1=>exp1, exp2=>exp2,
        frac1=>frac1, frac2=>frac2,
        sign_out=>sign_out, exp_out=>exp_out,
        frac_out=>frac_out
    );
40

    -- instantiate three instances of hex decoders
    -- exponent
  sseg_unit_0: entity work.hex_to_sseg
    port map(hex=>exp_out, dp=>'0', sseg=>led0);
45  -- 4 LSBs of fraction
  sseg_unit_1: entity work.hex_to_sseg
    port map(hex=>frac_out(3 downto 0),
        dp=>'1', sseg=>led1);
    -- 4 MSBs of fraction
50  sseg_unit_2: entity work.hex_to_sseg
    port map(hex=>frac_out(7 downto 4),
        dp=>'0', sseg=>led2);

    -- sign
  led3 <= "11111110" when sign_out='1' else -- middle bar
55  "11111111"; -- blank

    -- instantiate 7-seg LED display time-multiplexing module
  disp_unit: entity work.disp_mux

```

```

port map(
60   clk=>clk, reset=>'0',
      in0=>led0, in1=>led1, in2=>led2, in3=>led3,
      an=>an, sseg=>sseg
);
end arch;

```

3.8 BIBLIOGRAPHIC NOTES

The Designer's Guide to VHDL by P. J. Ashenden provides detailed coverage on the VHDL constructs discussed in this chapter, and the author's *RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability* discusses the coding and optimization schemes and gives additional design examples.

3.9 SUGGESTED EXPERIMENTS

3.9.1 Multi-function barrel shifter

Consider an 8-bit shifting circuit that can perform rotating right or rotating left. An additional 1-bit control signal, *lr*, specifies the desired direction.

1. Design the circuit using one rotate-right circuit, one rotate-left circuit, and one 2-to-1 multiplexer to select the desired result. Derive the code.
2. Derive a testbench and use simulation to verify operation of the code.
3. Synthesize the circuit, program the FPGA, and verify its operation.
4. This circuit can also be implemented by one rotate-right shifter with pre- and post-reversing circuits. The reversing circuit either passes the original input or reverses the input bitwise (for example, if an 8-bit input is $a_7a_6a_5a_4a_3a_2a_1a_0$, the reversed result becomes $a_0a_1a_2a_3a_4a_5a_6a_7$). Repeat steps 2 and 3.
5. Check the report files and compare the number of logic cells and propagation delays of the two designs.
6. Expand the code for a 16-bit circuit and synthesize the code. Repeat steps 1 to 5.
7. Expand the code for a 32-bit circuit and synthesize the code. Repeat steps 1 to 5.

3.9.2 Dual-priority encoder

A dual-priority encoder returns the codes of the highest or second-highest priority requests. The input is a 12-bit *req* signal and the outputs are *first* and *second*, which are the 4-bit binary codes of the highest and second-highest priority requests, respectively.

1. Design the circuit and derive the code.
2. Derive a testbench and use simulation to verify operation of the code.
3. Design a testing circuit that displays the two output codes on the seven-segment LED display of the prototyping board, and derive the code.
4. Synthesize the circuit, program the FPGA, and verify its operation.

3.9.3 BCD incrementor

The binary-coded-decimal (BCD) format uses 4 bits to represent 10 decimal digits. For example, 259_{10} is represented as "0010 0101 1001" in BCD format. A BCD incrementor