Seongwon (Gabriel) Yoon

(+1) 470-667-7927 | gabrielyoon@gatech.edu | gabriel-yoon.github.io

Research Interests

Silicon Photonics, Optical Interconnects, AI Infrastructure

Education

Georgia Institute of Technology — Atlanta, GA, USA
Ph.D. in Electrical & Computer Engineering (PI: Prof. Shimeng Yu) — *Aug. 2024 – May. 2029 (expected)*

Seoul National University — Seoul, Korea
B.S. in Materials Science and Engineering, Summa Cum Laude (GPA 4.11/4.3) — *Mar. 2015 – Aug. 2022*

Korea Science Academy of KAIST — Busan, Korea
High School Diploma — *Mar. 2012 – Feb. 2015*

Experience

Georgia Institute of Technology — Atlanta, GA, USA
Graduate Student Researcher, Laboratory for Emerging Devices and Circuits — *Aug. 2024 – Present*

- Designed an optical circuit-switched KV cache network and reservation scheduler for disaggregated LLM serving that matches 400G packet fabrics at 0.55–0.78× the cost.
- Built a cross-layer network–thermal–photonic simulation framework to quantify thermal tuning stalls in wafer-scale optical interconnects for MoE training, validated on H100 GPUs.
- Modeled a ferroelectric HZO-gated $LiNbO_3$ ring for non-volatile, athermal resonance tuning using TCAD and Ansys Lumerical.
- Taped out an RRAM-integrated CMOS image sensor pixel readout chip in 180 nm CMOS (NNFC MPW).

Imagoworks Inc. — Seoul, Korea
Software Engineer, Deep CAD Team — *Jul. 2022 – Feb. 2023*

- Fine-tuned generative models for 3D image dental solutions

Samsung Electro-Mechanics — Suwon, Korea
Research Intern, Materials Research Group — *Jan. 2022 – Feb. 2022*

- Analyzed TEM data for MLCC ceramic dielectric

Publications

- **S. Yoon** and S. Yu, "An Optical KV Cache Network for Disaggregated LLM Serving," *arXiv preprint arXiv:2610.18444*, 2026.
- **S. Yoon**, P.-J. Chen, and S. Yu, "Cross-Layer Analysis of Thermal Tuning Stalls in Wafer-Scale Optical Interconnects for LLM MoE Training," *arXiv preprint arXiv:2608.24637*, 2026.
- F. Waqar, M.-Y. Lee, **S. Yoon**, S. Lim, and S. Yu, "CMOS+X: Stacking Memories Based on Oxide Transistors upon GPGPU Platforms," in *Proc. Int. Symp. Memory Syst. (MEMSYS)*, pp. 64–77, 2025.
- **S. Yoon**, J. Sharda, O. Phadke, and S. Yu, "A CMOS Image Sensor Pixel Readout Circuit Design Using Back-End-of-Line (BEOL)-Compatible Oxide Transistors," in *Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS)*, pp. 1026–1030, 2025. **(Best Paper Award)**
- Y. G. Kang, M. Ishii, J. Park, U. Shin, S. Jang, **S. Yoon**, M. Kim, A. Okazaki, M. Ito, A. Nomura, et al., "Solving Max-Cut Problem Using Spiking Boltzmann Machine Based on Neuromorphic Hardware with Phase Change Memory," *Advanced Science*, vol. 11, no. 46, 2406433, 2024.
- J. Park, **S. Yoon**, H. Kim, Y. Kim, U. Lee, and H. Yu, "Clinical Validity and Precision of Deep Learning-Based Cone-Beam Computed Tomography Automatic Landmarking Algorithm," *Imaging Science in Dentistry*, vol. 54, no. 3, pp. 240–250, 2024.
- **S. Yoon**, U. Shin, and S. Kim, "Solving Constraint Satisfaction Problem with Spiking Neural Network Based on 1.4M 6T2R PCM Synaptic Array with 1.6K Stochastic LIF Neurons Neuromorphic Hardware," in *The 28th Korean Conference on Semiconductors (KCS)*, 2021.

Talks

Optical Interconnect for LLM, MoE and Agentic AI — Atlanta, GA, USA
Future of CMOS and Talent Workshop, Memory Wall and Interconnect Wall, Georgia Tech — *Mar. 2026*

Selected Honors and Awards

Jung-hun Foundation Scholarship, South Korea – *Full tuition support for 2 years* — *2018 – 2020*

Eminence Scholarship, Seoul National University – *Full tuition support for 1.5 years* — *2015 – 2016*