Lecture 13: Digital Logic Cont..

Announcements


- Project 3 due on Monday
 - Due August IIth II:55pm
 - Due day before Final, so plan accordingly
 - No Extension
- Project 2 grades will be out tonight
- Final Next Wednesday
 - 3 hour timed exam
 - Open for 24-hours
 - Few Sample Questions w/o answers by this weekend
- Lectures until final:
 - Digital Logic (Chapter 4 in book)
 - Today: Adders/ Sequential Circuits
- Rest of lecture time / recitation today:
 - Questions on todays material and programming Assignment 3

Another Optimization Approach: Karnaugh Maps


- K-maps are a graphical technique to view minterms and how they relate.
- Extremely useful to simplify boolean functions.
- The "map" is a diagram made up of squares, with each square representing a single minterm.
- Minterms resulting in a "I" are marked as "I", all others are marked "0"

Finding Commonality

- Its usefulness come from the fact that adjacent squares correspond to minterms that differ in only ONE variable.
- Combining 2ⁿ squares eliminate n variables.





Finding the "best" solution




- Grouping become simplified products.
- Both are "correct". "A+B" is preferred.

Simplify Example







3 Variable K-Maps




- Note in higher maps, several variables occupy a given axis
- The sequence of Is and 0s follow a Gray Code Sequence.
- Grey code is a number system where two successive values differ only by I-bit

3 Variable K-Maps (Example 4)






Out= $\overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + \overline{A}B$




Out=
$$\overline{A}$$
 + B


- Its usefulness come from the fact that adjacent squares correspond to minterms that differ in only ONE variable.
- Combining 2ⁿ squares eliminate n variables.


3 Variable K-Maps (Example 5)






Out=
$$\overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C}$$







Up... up... and let's keep going



Out= $\overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D}$



Few more examples



Don't Care Conditions


- Let F = AB + AB
- Suppose we know that a disallowed input combo is A=1, B=0
- Can we replace F with a simpler function G whose output matches for all inputs we do care about?
- Let H be the function with Don't-care conditions for obsolete inputs


	Α	В	F	Н	G
	0	0	1	1	1
Inputs will	0	1	0	0	0
not occur	1	0	0	Χ	1
	1	1	1	1	1

$$G = AB + \bar{B}$$

- Both F & G are appropriate functions for H
- G can substitute for F for valid input combinations

Don't Cares can Greatly Simplify Circuits







$$f = \overline{C}D + C\overline{D}$$

Converting Circuits to all-NAND (NOR)

- Introduce NOT gates
 - Go from left to right
 - Introduce NOT gates in pairs (does not alter logic function)
 - Isolated NOT gates can be implemented as NAND (NOR)



Example



Put it all together.....


sensor
inputs

Α	В	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


- 1. Express the truth table function in SOP (this example) or POS
- 2. Simplify the function using K-maps (this example) or boolean algebra

$$\overline{A}BC = 1$$
 $A\overline{B}C = 1$
 $AB\overline{C} = 1$
 $ABC = 1$

Output = $\overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$



Put it all together....




Addition: The Half Adder

Addition of 2 bits: A & B produces summand (S) and carry (C)

Α	В	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B$$

 $C = AB$




But to do addition, we need 3 bits at a time (to account for carries)


+ 1011 1001 10101

The Full Adder

Takes as input 2 digits (A&B) and previous carry (P)

Р	Α	В	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1







XOR:checker-board pattern

$$S = A \oplus B \oplus P$$


$$C = AB + AP + BP$$





5-bit Ripple Carry Adder

Computes a₄a₃a₂a₁a₀ + b₄b₃b₂b₁b₀




Note how computation ripples from left to right

- Each adder has depth 2 (input passes through 2 gates to reach output)
- Full adder that computes s_i cannot start its computation until previous full adder computes carry
- The longest depth in a k-bit ripple carry adder is 2k

Adder-Subtractor circuit

How to change the adder to add and subtract using same circuit?

- Add extra bit S to switch between addition and subtraction
- Add XOR gate at the second input to full-adder



- Addition: A + B
- Subtraction: A B = A + (complement of B + I)

Handling 2's Complement Overflow

Adding 2 positive numbers -->negative result

Adding 2 negative numbers positive result

Handling 2's Complement Overflow



- I. I carried in (c3), and 0 carried out (c4)
 - Only if a3 = 0 and b3 = 0
- 2. 0 carried in (c3), and I carried out (c4)
 - Only if a3 = 1 and b3 = 1

c4	c 3	c2	c1	c0
	a3	a2	a1	a0
	b3	b2	b1	b0
	s 3	s2	s1	s0

n bit two's comp: -2^n <> 2^n - 1
split into pos and neg
ranges and find smallest
and largest possible
results. show that they're
in range for twos comp.


a 3	b3	с3	с4	s3	overflow
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

sum of two pos is pos

sum of two negs is neg

Overflow Computation in Adder/Subtractor

For 2s complement, overflow if 2 most significant carries differ




Ripple Carry Adder Circuit Depth

Overflow

Have to wait for the carry to be computed

 $A_3A_2A_1A_0 + B_3B_2B_1B_0 = S_3S_2S_1S_0$

- Depth of a circuit is the longest (most gates to go through) path
- Overflow has depth 8
- S₃ has depth 7
- In general, S_i has depth 2i+1 in Ripple-Carry Adder



Carry Lookahead Adder (CLA)

Goal: produce an adder circuit of shorter depth

Mechanism: rewrite the carry function

$$C_{i+1} = a_ib_i + a_ic_i + b_ic_i$$

 $C_{i+1} = a_ib_i + c_i(a_i+b_i)$
 $C_{i+1} = g_i + c_i(p_i)$

Generates carry out $(c_{i+1}=1)$ if $a_i = b_i = 1$

carry generate

$$g_i = a_i b_i$$

Propagates carry in $(c_i = 1)$ If either $a_i = 1$ or $b_i = 1$

carry propagate

$$p_i = a_i + b_i$$

Now, look at g_i and p_i

They both use **only** a_i and b_i, neither depend on the carry. If we write the carry function in terms of g_i and p_i we might avoid waiting for the carry.

Carry Lookahead Adder (CLA)

Recursively define carries in terms of propagate and generate signals

$$C_1 = g_0 + C_0 p_0$$

$$C_2 = g_1 + C_1 p_1$$

$$= g_1 + (g_0 + C_0 p_0) p_1$$

$$= g_1 + g_0 p_1 + C_0 p_0 p_1$$

$$C_3 = g_2 + C_2 p_2$$

$$= g_2 + (g_1 + g_0 p_1 + C_0 p_0 p_1) p_2$$

$$= g_2 + g_1 p_2 + g_0 p_1 p_2 + C_0 p_0 p_1 p_2$$

We can compute carries in terms of a_i's, b_i's and c0.
This bits are available right away, we don't have to wait for them.

ith carry has i+1 product terms, the largest of which has i+1 literals

Carry circuit depth is 3 (SoP form)

If gates take 2 inputs, total circuit depth is $1 + \log_2(k)$ for k-bit addition


Carry Lookahead Adder (CLA)

$$C_0 = 0$$
 $S_0 = 0$
 $C_1 = g_0 + C_0p_0$ $S_1 = 0$
 $C_2 = g_1 + g_0p_1 + C_0p_0p_1$ $S_2 = 0$
 $C_3 = g_2 + g_1p_2 + g_0p_1p_2 + C_0p_0p_1p_2$ $S_3 = 0$
 $C_4 = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + C_0p_0p_1p_2p_3$ $S_4 = 0$

$$S_0 = a_0 \oplus b_0 \oplus c_0$$

 $S_1 = a_1 \oplus b_1 \oplus c_1$
 $S_2 = a_2 \oplus b_2 \oplus c_2$

$$S4 = a4 \oplus b4 \oplus c4$$



Sequential circuits

Now on to Sequential Circuits

We've seen that gates are the building blocks for combinational circuits, now we'll see how latches and flip-flops are the building blocks of sequential circuits.

- Gates: built from transistors
- Latches: built from gates
- Flip-flops: built from latches

Difference between latches and flip-flops:

Latches do not have clock signals

Latches

- Set/Reset
- D

Flip-flops

- D
- T
- Enabled
- Resettable

Registers


Counters


How are Sequential Circuits different from Combinational Circuits?

- How to make a circuit out of gates that is not combinational?
 - Feed-back: create loops in the diagram
 - Outputs of sequential logic depend on both current and prior values – it has memory
- Definitions:
 - State: all the information about a circuit to explain its future behavior
 - Latches and flip-flops: state elements that store one bit of state
 - Synchronous sequential elements: combinational logic followed by a bank of flip-flops

Bistable Circuits (Static latch)

- Fundamental building blocks of other elements
 - it can remember the state of the circuit indefinitely
- No inputs
- Two outputs (Q and Q')







Bistable Circuit Analysis

Consider all the cases

- Consider the two possible cases:
 - Q = 0: then `Q = 1 and Q = 0 (consistent)




• Q = 1: then `Q = 0 and Q = 1 (consistent)



- Bistable circuit stores I bit of state (Q, or Q')
- But there are no inputs to control state

Set/Reset Latch

A latch with NOR gates




•
$$S = 1$$
, $R = 0$

•
$$S = 0$$
, $R = 1$


•
$$S = 0$$
, $R = 0$

S/R Latch Analysis

• S = 1, R = 0: then Q = 1



• S = 0, R = 1: then Q = 0



Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0


set

reset

S/R Latch Analysis

• S = 0, R = 0: then $Q = Q_{prev}$


Q _{prev} - 0
$R \xrightarrow{0} N1 \circ \xrightarrow{0} Q$
S 0 N2 0 Q



В	A+B
0	1
1	0
0	0
1	0
	0 1 0

(memory!)

• S = 1, R = 1: then Q = 0 and `Q = 0




Q=`Q Invalid state

S/R Latch Symbol


- Set operation
 - makes output I (S = I, R = 0, Q = I)
- Reset operation
 - makes output 0 (S = 0, R = I, Q = 0)
- What about invalid state? (S = I, R = I)
 makes Q = Q = 0

SR Latch Symbol



S/R Latch with Enable


- The SR latch is sensitive to its inputs all the time. It is sometimes useful to be able to disable the inputs.
- The SR latch with enable accomplishes this by adding an enable input, C, to the original implementation of the latch that allows the latch to be enabled or disabled.




The SR latch with enable is still sensitive to S = R = I

D Latch

- Prevents S = R = I by adding a inverter
- The D latch has two inputs (C and D)
 - C (control input): controls when the output changes
 - D (data input): controls what the output changes to
- When C = I, D passes through to Q (transparent latch)
- When C = 0, Q holds previous value (opaque latch)



D Latch Internal Circuit



	`Q	Q	R	S	,D	D	С
No change	Prev	Prev	0	0	X	X	0
Reset	1	0	1	0	1	0	1
Set	0	1	0	1	0	1	1

Copyright © 2007 Elsevier


- Level-sensitive: output follows the input as long as it is enabled (C=I)
- If D changes while C=I the output will reflect D (transparent)

How to Coordinate Multiple Components of a Circuit?

- To do computations, we need more than just combinational circuits We
 need to use past circuit state to influence future output (latches)
- But how do we coordinate computations and the changing of state values across lots of different parts of a circuit?
 - How to synchronize latches to change values at the same time?
- We use CLOCKING (eg. IGHz clock on Intel processors)
- On each clock pulse, combinational computations are performed,
 and results stored in latches
- How to introduce clocks into latches?

Flip-flops: Latches on a Clock


- A straightforward latch is not safely synchronous (or predictably synchronous)
 - Flip-flops can have its state changed only at a single, known instant of time.



 Flip-flops designed so that outputs will NOT change within a single clock pulse


Flip-Flop

- Sensitive to the edge (transition) of the clock
 - rising or falling of the clock




Positive Edge-Triggered D Flip-Flop

- Two inputs:
 - Clk, D
- Function
 - The flip-flop samples D on rising edge of the Clk
 - When Clk goes from 0 to 1, D passes through Q
 - Otherwise, Q holds its value
 - Q only changes on rising edge of the Clk
- A flip-flop is called "edge-triggered" because it is activated only on the clock edge




Negative Edge-Triggered D Flip-Flop

- Two inputs:
 - Clk, D
- Function
 - The flip-flop samples D on the falling edge of Clk
 - When Clk falls from 1 to 0, D passes through to Q
 - Otherwise, Q holds its previous values
 - Q changes only on the falling edge of Clk
- A flip-flop is called an edge-triggered device because it is activated on a clock cycle
 D Flip-Flop




Flip-Flop versus Latch




Latch outputs change at any time, flip-flops only during clock transitions

Master Slave D Flip-Flop




- C (Control) is fed a clock pulse (alternates between 0 and 1 with fixed period)
 - C=1: Master latch "on", Slave latch "off"
 - New D input read into master
 - Previous Q values still emitted (not affected by new D inputs)
 - C=0: Master latch "off", Slave latch "on"
 - Changing D inputs has no effect on Master (or Slave) latch
 - D inputs from last time C=1 stored safely in Master and transferred into Slave and reflected on output Q

Master Slave D Flip-Flop Activation Time




- Q(t): value output by Flip-Flop during the tth clock cycle (clock =0, then 1 during a full cycle)
- Depends on input during end of t-1st cycle

Bit Storage Summary




Feature: S=1 sets Q to 1. R=1 resets Q to 0. Problem: SR=11 yields undefined Q. other glitches may set/reset inadvertently.




Feature: S and R only have effect when C=1 An external circuit can prevent SR=11 when C=1.

Problem: avoiding SR=11 can be a burden. stored.



for too short may not result in the bit being





Feature: SR can't be 11. **Feature:** Only loads D value **Problem:** C=1 for too long present at rising clock edge, will propagate new values so values can't propagate to through too many latches; other flip-flops during same clock cycle.

> **Tradeoff**: uses more gates internally, and requires more external gates than SR- but transistors today are more plentiful and cheaper.

We considered increasingly better bit storage until we arrived at the robust D flip-flop bit storage

Registers





Synchronous Sequential Logic Design


- Structures that can process and store information
 - Registers contain the state of the system
 - Combinational circuits process information
- State changes at the clock edge, so the system is synchronized to the clock
- Rules of synchronous sequential circuit composition:
 - Every circuit is either a register or a combinational circuit
 - At least one circuit element is a register
 - All registers receive the same clock signal
 - Every cyclic path contains one register
- Two common synchronous sequential circuits
 - Finite state machines (FSMs)
 - Pipelines


Finite State Machines

- A mathematical model of computation used to design:
 - Computer programs
 - Sequential logic circuits
- FSM = State register + combinational logic

Stores the next state and loads the next state at clock edge


Computes the next state and computes the outputs






Finite State Machines


- Can be represented using a state diagram
 - Finite number of states
 - Transitions




FSM: Traffic Light Controller Example

Traffic sensors: TA, TB (TRUE when there is traffic)








FSM State Transition Diagram

States: Circles


Transitions: Arcs



FSM State Transition Table

• State transitions from diagram can be rewritten in a state transition table

$$(S = current state, S' = next state)$$



Current State	Inputs		Next State
s	TA	ТВ	S'
AGreen	0	Χ	AYellow
AGreen	1	X	AGreen
AYellow	×	X	BGreen
BGreen	X	0	BYellow
BGreen	×	1	BGreen
BYellow	X	X	AGreen

Encoded State Transition Table

 After selecting a state encoding, the symbolic states in the transition table can be realized with current state/next state bits

	Encoding		
State	S1	S0	
AGreen	0	0	
AYellow	0	1	
BGreen	1	0	
BYellow	1	1	

Current State	Encoded Current State		Inputs		Next State	Encoded	Next State
s	S1	S0	TA	ТВ	S'	S1'	SO'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	0	1	X	X	BGreen	1	0
BGreen	1	0	X	0	BYellow	1	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	1	X	X	AGreen	0	0

Computing Next State Logic

Current State	Encoded Current State		Inputs		Next State	Encoded	Next State
s	S1	S0	TA	ТВ	S'	S1'	SO'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	0	1	X	X	BGreen	1	0
BGreen	1	0	X	0	BYellow	1	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	1	X	X	AGreen	0	0

- From K-maps, figure out expressions for the next state:
 - $SI(t+1) = SI(t) \times SO(t)$
 - $SO(t+1) = \overline{SI}(t) \overline{SO}(t) \overline{TA} + SI(t) \overline{SO}(t) TB$
- Another way of writing the same thing (just a change of notation):
 - SI' = SI XOR SO
 - S0' = SI^SO^TA^ + SISO^TB^

FSM Output Table

- FSM output logic is computed in similar manner as next state logic
- In this system, output is a function of current state (Moore machine)
- Alternative Mealy machine (output function of both current state and inputs, though we won't cover this in class)

output encoding

Output	Encoding		
Green	0	0	
Yellow	0	1	
Red	1	0	


output truth table

	Sta	ate	LA		L	В
State	S1	S0	LA1	LA0	LB1	LB0
AGreen	0	0	0	0	1	0
AYellow	0	1	0	1	1	0
BGreen	1	0	1	0	0	0
BYellow	1	1	1	0	0	1
	700			1		

Compute output bits as function of state bits

LA1 = S1; LA0 = S1`S0 LB1 = `S1; LB0 = S1S0


State Register: Assume D Flip-Flop



state register

FSM: Figure out Next State Logic


- SI' = SI XOR S0
- S0' = SI^SO^TA^ + SISO^TB^



inputs next state logic state register

FSM: Figure out Output Logic

LA1 = S1; LA0 = S1`S0 LB1 = `S1; LB0 = S1S0



FSM: divisible by 3

- Construct a "divisible by 3" FSM that accepts a binary number entered I bit at a time, MSB first, and indicate with a light if the number entered so far is divisible by 3.
 - I) N mod 3

$$0 -> N = 3p + 0$$

$$I -> N = 3p + I$$

$$2 -> N = 3p + 2$$

2) If the number so far is N, after a digit b is entered, the new number is N' = 2N + b

N mod 3


$$I \rightarrow N = 3p + 0$$
, after digit b is entered, $N' = 6p + b$. $N' = b \mod 3$

$$2 \rightarrow N = 3p + 2$$
, after digit b is entered, $N' = 6p + 4 + b$. $N' = b+1 \mod 3$

FSM: divisible by

3

1. State Transition Diagram



2. State Transition Table

S1	S0	b	S1 '	S0'	light
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	0	0	1
1	0	0	0	1	0
1	0	1	1	0	0

2. State Encoding

State	S 1	S0
0	0	0
1	0	1
2	1	0

3. Next State Logic

S0' =
$$\overline{S1}$$
 $\overline{S0}$ b + $\overline{S1}$ $\overline{S0}$ b

4. Output Logic

light =
$$S1 S0$$