





LIVELLI DI ASTRAZIONE DEI SISTEMI DI CALCOLO



→ "ArmV7", "x86_64"




DIFFERENZE TRA "MECCANISMI" E "POLITICHE".




PRINCIPI DI PROGETTAZIONE

(1) Princípio di gerarchia, progettare una componente complessa in termini di componenti più piccole, di cui è facile comprendere il funzionamento e siano facili da progettare.





(2) Princípio di modularità, il sistema deve essere composto da componenti / moduli che implementano funzionalità ben chiare e di chiara semantica, e con interfacce che favoriscono la composizione di più componenti per realizzare sistemi complessi.



- Ogni modulo gestisce parte dell'input.
- Collegando i moduli hai > capacità.
- Il multiplexer decide che modulo usare.

(3) Princípio di regolarità, una buona progettazione implica l'identificazione di funzionalità e moduli comuni, che possono essere riutilizzati per implementare funzionalità diverse riducendo il numero di componenti base necessarie alla progettazione complessiva.



SISTEMA BINARIO



$\rightarrow 1$

$$\bullet 728_{10} = (8 \cdot 10^0) + (2 \cdot 10^1) + (7 \cdot 10^2)$$

$$\bullet 10110_2 = (0 \cdot 2^0) + (1 \cdot 2^1) + (1 \cdot 2^2) + (0 \cdot 2^3) + (1 \cdot 2^4) = 22_{10}$$

CONVERSIONE DECIMALE \rightarrow BINARIO

84	2
42	0
21	0
10	1
5	0
2	1
1	0
	1

$$\bullet 1010100 = 84_{10}$$

METODO ALTERNATIVO, togliete la potenza di 2 >

$$\bullet 84 - 64 = 20 - 16 = 4 - 4 = 0$$

$$2^6 + 2^4 + 2^2 = 84.$$

SISTEMA ESADECIMALE

$$\bullet \Gamma = \{0, 1, 2, \dots, 9, A, B, C, D, E, F\}$$

\rightarrow Indica la base 16.

$$\bullet 0x2ED = \begin{array}{|c|c|c|} \hline 0010 & 1110 & 1101 \\ \hline \end{array} \quad \begin{array}{c} 2 \\ \hline 4 \ 4 \ 4 \end{array} \quad \begin{array}{c} E \\ \hline \end{array} \quad \begin{array}{c} D \\ \hline \end{array}$$

SOMMA TRA BINARI NEGATIVI


$$5_{10} = 000101$$

$$18_{10} = 010010$$


000101	+	
010010	=	
<hr/>		
010111		$= 23_{10}$

$$\text{BIT CARRY} \\ * \begin{array}{c} 1 \\ \hline 1 \end{array} + 15$$

1	1	1	
0	0	0	1
1	1	1	1
<hr/>			
0 0 0 0			



RAPPRESENTAZIONE NUMERI RELATIVI



- \mathbb{Z} • Modulo e segno. (1)
- \mathbb{Z} • Complemento A2. (2)

(1) Modulo e segno

- $m = 4 \text{ bit}$  $m \text{ bit} \rightarrow [-2^{m-1}, 2^{m-1}]$

! $-1 + 2 = 1$


$$\begin{array}{r} 101 \\ 010 \\ \hline 111 \end{array} +$$


$= -3!$ Non forma!


COMPLEMENTO A2

- Si cambiano i numeri: $0 \mapsto 1$, $1 \mapsto 0$, poi si +1.

ESEMPIO:

• $7 = 0111 \Rightarrow -7 =$ 

• $5 + (-7) = -2 =$ 

$1110 \rightsquigarrow 0001 +$ 

$$m = 4 \quad -5 \rightarrow 0101 \rightarrow \begin{array}{r} 1010 + \\ \underline{1} \\ 1011 \end{array} = -5$$

ESEMPIO: $m = 6$ bit

- $14 + 9$

$$\begin{array}{r} 14 = 2^3 + 2^2 + 2^1 = 001110 + \\ 9 = 2^3 + 2^0 = 001001 = \\ \hline 010111 = 23 \end{array}$$

ESEMPIO 2:

$$\begin{array}{r} 17 - 13 = \\ 17 = 2^4 + 2^0 = 010001 + \\ -13 = 110011 = \\ \hline 000100 = 4 \end{array}$$

↑
1
1
11

ESEMPIO 3:

$$\begin{array}{r} 25 + 18 \\ 25 = 011001 + \\ 18 = 010010 = \\ \hline 101011 \end{array}$$

↑
1
1
0

- Se il rigatto sulla colonna significativa e quello in uscita sono diversi \rightarrow Overflow

ALGEBRA BOOLEANA

$$\Gamma = \{0, 1\} \quad \text{NOT, AND, OR}$$

Not \rightarrow Negazione logica \bar{A}

And \rightarrow Congiuntione logica *


Or \rightarrow Disgiuntione logica +

PORTA NOT:



A	Y
0	1
1	0

PORTA AND:



A	B	Y
0	0	0
1	0	0
0	1	0
1	1	1

PORTA OR:




A	B	Y
0	0	0
1	0	1
0	1	1
1	1	1

PORTA XOR:




A	B	Y
0	0	0
1	0	1
0	1	1
1	1	0

PORTA NAND:



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


PORTA NOR:



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

TECNOLOGIA CMOS:


NOT:




AND:




OR:



RITARDI DI PROPAGAZIONE DELLE PORTE LOGICHE:




- Minimo tempo per avere la risposta.




RETI COMBINATORIE

- RETI LOGICHE
 - COMBINATORIE. (NO MEMORIA)
 - SEQUENTIALI. (IMPLEMENTA UN'AUTOMA, MEMORIA)



MINTERMINE $\sim A\bar{B}C$, prodotto logico di tutte le variabili


FORMA CANONICA IN "SOMMA DI PRODOTTI" (SP)




x_1	x_2	y
\bar{x}_1	\bar{x}_2	0
\bar{x}_1	x_2	1
x_1	\bar{x}_2	0
x_1	x_2	1

\rightarrow Devo trovare un'espressione booleana equivalente

$y = \bar{x}_1 x_2 + x_1 \bar{x}_2$



ESEMPIO




z_1, z_0

A	B	C	z_1	z_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$z_0 = \bar{A} \bar{B} C + \bar{A} B \bar{C} + A \bar{B} \bar{C} + ABC$$

$$z_1 = A \bar{B} \bar{C} + A \bar{B} C + AB \bar{C} + ABC$$



ESEMPIO 2

...

ESEMPIO CON INDIFERENZE IN USCITA

26/09/2025



d_1	d_2	d_3	P	z_1	z_2
0	0	0	0	-	-
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	1	1	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	1	1

• $z_0 = \dots$

PROPRIETÀ DELL'ALGEBRA BOOLEANA

$\bar{0} = 1$, $\bar{1} = 0$ Postulati

$A \cdot 0 = 0 \quad \forall A$

$A \cdot B = B \cdot A$

$A + 1 = 1 \quad \forall A$

$A + B = B + A \rightarrow$ Commutativa

$A + \bar{A} = 1 \quad \forall A$ Complemento

$A(BC) = (AB)C$

$A \cdot \bar{A} = 0 \quad \forall A$

$A + (B+C) = (A+B)+C \rightarrow$ Associativa

• $(B \cdot C) + (B \cdot D) = B(C + D) \rightarrow$ Distributiva di \wedge su \vee

• $(B+C)(B+D) = B + (C \cdot D) \rightarrow$ " somma su prodotto

• $\overline{A+B} = \bar{A} \cdot \bar{B}$ De Morgan


ESEMPI

(1) $z = \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}D =$
 $z = \bar{A}(\bar{B}\bar{C}D) + A(\bar{B}\bar{C}D) =$
 $z = (\bar{B}\bar{C}D) \cdot (A + \bar{A})^1 = \bar{B}\bar{C}D$

(2) $z = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C =$
 $z = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$ → Im or mom
 $z = \bar{B}\bar{C}(\bar{A} + A)^1 + A\bar{B}(C + \bar{C})^1 = \bar{B}\bar{C} + A\bar{B}$ cambia!

ESEMPIO DEL "MULTIPLEXER"


A	B	α	C
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




- Se $\alpha=0$ manda a in uscita, se $\alpha=1$ manda B.

$$\begin{aligned}
 C &= \bar{A}B\alpha + A\bar{B}\bar{\alpha} + AB\bar{\alpha} + A\bar{B}\alpha \\
 &= B\alpha(\bar{A}+A) + A\bar{B}(\bar{B}+B) = B\alpha + A\bar{B}
 \end{aligned}$$

MAPPE DI KARNAUGH (MAPPEK) → Approccio grafico per espressioni booleane.



$$A\bar{B}C\bar{D} + A\bar{B}CD = A\bar{B}C(\bar{D}+D) = A\bar{B}C$$



- Si cercano "cerchi" regolari, ovvero potenze di 2. ⇒ "tettangoli".
- Uammo cerchiati tutti gli z usando meno "cerchi" possibili.



- Se il "cerchio" è grande 2^k , si eliminano k variabili.
- Posso cerchiare numeri già cerchiati.

$$\Rightarrow z = \boxed{AB} \quad \boxed{A\bar{C}} \quad \boxed{\bar{A}\bar{B}CD} \quad \text{Guardo chi mantiene il segno.}$$

$$\boxed{} = AB\bar{C}\bar{D} + AB\bar{C}D + ABCD + ABC\bar{D}$$


$$= AB\bar{C}(\bar{D}+D) + ABC(D+\bar{D}) = AB\bar{C} + ABC = AB(\bar{C}+C) = AB$$

LIMITI DELLE MAPPEK: Se ci sono troppi ingessi, si creano problemi.



• Com + 4 ingessi viene complicato, mom ci riguarda.


CONTATORI DI INI SU 3 BIT




$$\begin{aligned} \bullet z_1 &= \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + ABC \\ \bullet z_0 &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \end{aligned}$$

A	B	C	z_1	z_0
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


MAPPE




$$z_1 = BC + AB + AC$$



• 4 "cerchi" da z, mom è ancora riducibile.




- If $c(x)$ then $q = f(x)$;
- else $q = g(x)$;



- Il blocco C indica la funzione $c(x)$ di controllo.
- Il blocco F calcola $f(x)$.
- Il blocco G calcola $g(x)$.
- Il MUX decide l'uscita $\Rightarrow \begin{cases} \text{Se } c(x)=1 \rightarrow F \\ \text{Se } c(x)=0 \rightarrow G \end{cases}$


COMPONENTI STANDARD DI "LOGICA COMBINATORIA"

1.1) MULTIPLEXER BASE (MUX)




- Ingressi ad 1 solo bit (compreso il controllo).

1.2) MULTIPLEXER CON DUE INGRESSI A $N > 1$ BIT



- Ingressi com m bit, controllo intuitivamente im questo caso m c'è ritardo.


ESEMPIO




- Agiscono in parallelo (com'è importante).

A_1	A_0	B_1	B_0	C	z_1	z_0
0	0	-	-	0	0	0
0	1	-	-	0	0	1
1	0	-	-	0	1	0
1	1	-	-	0	1	1
-	-	0	0	1	0	0
-	-	0	1	1	0	1
-	-	1	0	1	1	0
-	-	1	1	1	1	1


1.3) MULTIPLEXER CON N INGRESSI A 1 BIT



ESEMPIO





2) DEMULTIPLEXER (DEMUX)



I_m	S	Out_0, Out_1
0	0	0 0
0	1	0 0
1	0	0 1
1	1	1 0

$$\bullet Out_0 = I_m \cdot \bar{S}$$


$$\bullet Out_1 = I_m \cdot S$$



3) DECODER (DEC)





$M=2$



x_1	x_2	z_3	z_2	z_1	z_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

4) ENCODER (ENC) \Rightarrow Intuitivamente il contrario del decoder.


5) CONFRONTATORE



A	B	z
0	0	1
0	1	0
1	0	0
1	1	1


• $A = A_{m-1} \dots A_0$

• $B = B_{m-1} \dots B_0$



• I confrontatori devono essere messi in AND per capire se tutti i bit sono uguali.

MAPPEK CON INDIFFERENTE IN USCITA:



A	B	C	Y
0	0	0	-
0	0	1	1
0	1	0	-
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	-

AB		00	01	10	11
C	0	-	-	0	1
	1	1	0	-	1

- $y = \bar{A} \bar{B} C + A \bar{B} \bar{C} + A \bar{B} C$

- $y = \bar{B}$

- Indifferenza significa che alcuni out sono indefiniti, si può scegliere.

- Nelle mappek si deve scegliere in modo da minimizzare il m° cerchi e massimizzare la grandezza.