AVR8 soft core for Papilio board with support for SPI, pin shifting and custom core example

# **CONTENTS**

TABLE OF FIGURES	. 2
TABLE OF TABLES	. 2
INTRODUCTION	. 3
PIN SHIFTING, SPI SUPPORT AND CUSTOM CORE SUPPORT	. 3
SUMMARY OF CHANGES	.3
CUSTOM CORE EXAMPLE	. 4
PUTTING THINGS TOGETHER	.8
RUNNING THE DESIGN	.9
TABLE OF FIGURES	
Figure 1 Papilio pin assignments	. 8
TABLE OF TABLES	
Table 1 List of Arduino register names, names of corresponding constants in VHDL code and	
corresponding memory addresses in _SFR_IO8 format	
Table 2 Input signal to pin mapping on Papilio board	. 8

#### INTRODUCTION

The initial AVR8 soft cores for Papilio FPGA boards came in two flavours: "Vanilla" that had limited functionality (but worked out support and example for custom cores!) and "Shifty" that had ability to support SPI, pin shifting and much more. Straight addition of custom core example to "Shifty" core led to some memory mapping conflicts, that are resolved in the current example.

The forked version of AVR8 support SPI, pin shifting and custom cores. The core examples is a specific hardware offload core that adds simple signal processing ability – it measures "up" and "down" time of the high frequency signal, and it also measures how many times signal switches from "down" to "up" and from "up" to "down" ("up" is equivalent to HI voltage, and "down" is equivalent to LO). Also added to the arduino sketch code is the backup of the registers to the SD card, so that the completed design is robust against emergency power-off (EPO). The support for SD card takes advantage of the SPI support, which otherwise would not be possible with Vanilla fork of the AVR8.

# PIN SHIFTING, SPI SUPPORT AND CUSTOM CORE SUPPORT

Support for pin shifting (and SPI) comes from "Shifty" fork of AVR8. The custom core examplehas already been worked out in the "Vanilla" fork. The present examples put it all together, and resolves several issues along the way.

#### **SUMMARY OF CHANGES**

The changes that have happened include following:

- 1) Transition from 6 bit I/O to 16 bit I/O addressing. While "Vanilla" AVR8 uses 16 bit I/O addressing, "Shifty" core still got a lot of 6 bit I/O addressing used. The new version uses 16 bit I/O for all peripherals, removing any conflicts. This change allowed adding custom core code to "Shifty" branch, and successful synthesis, place and route and bitstream generation, but the core functionality was impeded.
- 2) By careful simulation of the design, using examples from papilio.cc<sup>1</sup> it was possible to observe that iowe of AVR core was not behaving correctly, and that some changes were necessary to pm\_fetch\_dec.vhd and swap\_pins.vhd. The part of the issue was how pin swapping was implemented the change to constant const ram to io c in pm fetch dec.vhd to "0010" was

http://www.papilio.cc/index.php?n=Papilio.SimulateACustomAVR8UserCore

necessary as well as the use of memory space from 0x2000 in the custom core – to resolve all the prior conflicts in 0x1000 - 0x1FFFF portion of memory space.

The changes in pm\_fetch\_dec.vhd are outlined in the code sample below:

## **CUSTOM CORE EXAMPLE**

The custom core implemented in this example is slightly more interesting that the original example shown with "Vanilla" core. It implements the following:

1) It can operate with the input signal with frequencies up to 2MHz², and it measures the "up" (HI) time of the signal, the "down" (LO) time of the signal, as well as the number of times signal transitioned from "up" (HI) to "down" (LO), and from "down" (LO) to "up" (HI) and then stores these values encoded as 64 bit numbers, counter\_up\_addr\_7...0, counter\_down\_addr\_7...0, ticker\_up\_addr\_7...0 and ticker\_down\_addr\_7...0 into the memory locations, shown in the code sample below, and also listed in Table 1.

```
--Control Register is used to control the output signals. Default Value is all zeroes.
                                             : std_logic_vector(7 downto 0):= "000000000";
                signal control reg
                constant control_addr : std_logic_vector(15 downto 0):= io_base_address_generic;
--Status Register is used to read the input signals. Default Value is all zeroes.
                signal status reg
                                        : std_logic_vector(7 downto 0):= "00000000";
                                                                                 std logic vector(15 downto 0):= io base address generic + 1;
                constant status addr
                signal control Sel, status Sel: std logic;
--Counter register is used to count the diode signal on time. Default is all zeroes.
                constant counter_up_addr_7: std_logic_vector(15 downto 0):=io_base_address_generic + 2; constant counter_up_addr_6: std_logic_vector(15 downto 0):=io_base_address_generic + 3;
               constant counter_up_addr_5: std_logic_vector(15 downto 0):=io_base_address_generic + 3;
constant counter_up_addr_5: std_logic_vector(15 downto 0):=io_base_address_generic + 5;
constant counter_up_addr_3: std_logic_vector(15 downto 0):=io_base_address_generic + 6;
constant counter_up_addr_2: std_logic_vector(15 downto 0):=io_base_address_generic + 7;
constant counter_up_addr_1: std_logic_vector(15 downto 0):=io_base_address_generic + 8;
constant counter_up_addr_0: std_logic_vector(15 downto 0):=io_base_address_generic + 9;
                constant counter_up_addr_0:
                                                                std_logic_vector(15 downto 0):=io_base_address_generic + 9;
                std logic vector(15 downto 0):=io base address generic + 10;
                constant counter down addr 7:
```

<sup>&</sup>lt;sup>2</sup> The actual bandwidth is limited by the clock frequency – the same code could be used on a faster board to allow processing of the signal with higher frequency.

```
constant counter_down_addr_6:
                                                                                  std_logic_vector(15 downto 0):=io_base_address_generic + 11;
                                                                                   std_logic_vector(15 downto 0):=io_base_address_generic + 12;
                           constant counter_down_addr_5:
                           constant counter_down_addr_4:
                                                                                  std_logic_vector(15 downto 0):=io_base_address_generic + 13;
                                                                                  std_logic_vector(15 downto 0):=io_base_address_generic + 14;
                           constant counter down addr 3:
                           constant counter down addr 2:
                                                                                  std logic vector(15 downto 0):=io base address generic + 15;
                           constant counter_down_addr_1:
                                                                                  std_logic_vector(15 downto 0):=io_base_address_generic + 16;
                           constant counter_down_addr_0:
                                                                                   std_logic_vector(15 downto 0):=io_base_address_generic + 17;
-- Ticker registers are used to count the diode signal uptick or downtick. Default is all zeroes.
                                                             signal ticker up reg
                           constant ticker_up_addr_7:
                                                                                 std_logic_vector(15 downto 0):=io_base_address_generic + 18;
                           constant ticker_up_addr_6:
                                                                                 std_logic_vector(15 downto 0):=io_base_address_generic + 19;
                          constant ticker_up_addr_5: std_logic_vector(15 downto 0):=io_base_address_generic + 19;
constant ticker_up_addr_5: std_logic_vector(15 downto 0):=io_base_address_generic + 20;
constant ticker_up_addr_4: std_logic_vector(15 downto 0):=io_base_address_generic + 21;
constant ticker_up_addr_3: std_logic_vector(15 downto 0):=io_base_address_generic + 22;
constant ticker_up_addr_2: std_logic_vector(15 downto 0):=io_base_address_generic + 23;
constant ticker_up_addr_1: std_logic_vector(15 downto 0):=io_base_address_generic + 24;
constant ticker_up_addr_0: std_logic_vector(15 downto 0):=io_base_address_generic + 25;
                           constant ticker_up_addr_0:
                                                                                 std_logic_vector(15 downto 0):=io_base_address_generic + 25;
                           signal ticker_down_reg
                                                             std_logic_vector(15 downto 0):=io_base_address_generic + 26;
                           constant ticker_down_addr_7:
                           constant ticker_down_addr_6:
                                                                                  std_logic_vector(15 downto 0):=io_base_address_generic + 27;
                           constant ticker_down_addr_5:
                                                                                 std_logic_vector(15 downto 0):=io_base_address_generic + 28;
                           constant ticker_down_addr_4: std_logic_vector(15 downto 0):=io_base_address_generic + 29; constant ticker_down_addr_3: std_logic_vector(15 downto 0):=io_base_address_generic + 30; constant ticker_down_addr_2: std_logic_vector(15 downto 0):=io_base_address_generic + 31; constant ticker_down_addr_1: std_logic_vector(15 downto 0):=io_base_address_generic + 32; constant ticker_down_addr_0: std_logic_vector(15 downto 0):=io_base_address_generic + 33;
```

2) The soft core utilizes three input signals, as shown in the code snippet below:

```
--Two Input Signals and one diode signal which is being processed (three input signals total)
-- input_sig(0) is used as ENABLE signal, and input_sig(1) is used to reset counters/tickers

input_sig : in std_logic_vector (1 downto 0);
--diode Signal
diode_sig : in STD_LOGIC
```

3) The following code snippet from top\_module Papilio\_avr8.vhd explains how these signals connect to Papilio board inputs:

```
-- Example Core - core9 - This is an example of implenting a custom User core.
Inst diode timer:if CImpldiode timer generate
diode_timer_COMP:component diode_timer
PORT MAP(
             nReset => nrst,
             clk => clk16M,
             adr => core adr,
             dbus in => core dbusout,
             dbus_out => core9_dbusout,
             out_en => core9_out_en,
             iore => core_iore,
             iowe => core iowe,
             output sig => porta(1 downto 0), -- this needs to match whatever number of bits we use in the custom core
             input_sig => portb(1 downto 0), -- in diode_timer; for full width of 8 it becomes just porta,portb
                                            -- input_sig(0) is used as ENABLE signal, and input_sig(1) is used to reset counters/tickers
             \label{eq:diode_sig} \textbf{diode\_sig} => \textbf{portb(3)} \ -\text{this is the diode signal, i.e. is equal to 1 when diode signal is on}
);
-- Example Core - core9 connection to the external multiplexer
io_port_out(10) <= core9_dbusout;
io_port_out_en(10) <= core9_out_en;
```

- 4) This implies that input signals should be attached to the pins on the Papilio board, as shown in Table 2 below. The pins map from papilio.cc webpage is reproduced in Figure 1 below. (and is also contained in Papilio\_one.ucf constraints file).
- 5) The functionality of input signals is explained in the Functionality columns of Table 2. This implies that bringing pin P62 to ground level will reset all the counters, and pin P60 should be kept on 3.3V in order for signal processing to proceed, or to ground to pause. The signal for analysis should be connected to pin P67.

	Name of register (type	
Arduino code register	constant) in	Address in
name	papilio_core_template.vhd	_SFR_IO8 format
customCoreControl	control_addr	0x1FF0
customCoreStatus	status_addr	0x1FF1
customCounterUp7	counter_up_addr_7	0x1FF2
customCounterUp6	counter_up_addr_6	0x1FF3
customCounterUp5	counter_up_addr_5	0x1FF4
customCounterUp4	counter_up_addr_4	0x1FF5
customCounterUp3	counter_up_addr_3	0x1FF6
customCounterUp2	counter_up_addr_2	0x1FF7
customCounterUp1	counter_up_addr_1	0x1FF8
customCounterUp0	counter_up_addr_0	0x1FF9
customCounterDn7	counter_down_addr_7	0x1FFA
customCounterDn6	counter_down_addr_6	0x1FFB
customCounterDn5	counter_down_addr_5	0x1FFC
customCounterDn4	counter_down_addr_4	0x1FFD
customCounterDn3	counter_down_addr_3	0x1FFE
customCounterDn2	counter_down_addr_2	0x1FFF
customCounterDn1	counter_down_addr_1	0x2000
customCounterDn0	counter_down_addr_0	0x2001
customTickerUp7	ticker_up_addr_7	0x2002
customTickerUp6	ticker_up_addr_6	0x2003
customTickerUp5	ticker_up_addr_5	0x2004
customTickerUp4	ticker_up_addr_4	0x2005
customTickerUp3	ticker_up_addr_3	0x2006
customTickerUp2	ticker_up_addr_2	0x2007
customTickerUp1	ticker_up_addr_1	0x2008
customTickerUp0	ticker_up_addr_0	0x2009
customTickerDn7	ticker_down_addr_7	0x200A
customTickerDn6	ticker_down_addr_6	0x200B
customTickerDn5	ticker_down_addr_5	0x200C
customTickerDn4	ticker_down_addr_4	0x200D
customTickerDn3	ticker_down_addr_3	0x200E
customTickerDn2	ticker_down_addr_2	0x200F
customTickerDn1	ticker_down_addr_1	0x2010
customTickerDn0	ticker_down_addr_0	0x2011

Table 1 List of Arduino register names, names of corresponding constants in VHDL code and corresponding memory addresses in \_SFR\_IO8 format

INPUT SIGNAL NAME	PAPILIO PORT	PAPILIO PIN	FUNCTIONALITY
input_sig(0)	portb(0)	P60	ENABLE signal (at HI)
input_sig(1)	portb(1)	P62	RESET signal (at LO)
diode_sig	portb(3)	P67	signal for analysis

Table 2 Input signal to pin mapping on Papilio board




Figure 1 Papilio pin assignments

## **PUTTING THINGS TOGETHER**

This section is added for the sake of completeness – it is a summary of information already available via papilio.cc and GadgetFactory.net forums. Once bitstream papilio\_avr8.bit and memory map papilio\_avr8\_bd.bmm are generated inside Xilinx ISE, they should be transferred to the appropriate Arduino 18 for Papilio IDE directory, and renamed to custom.bit and custom\_bd.bmm.

For that purpose, one can use script copy-to-custom.cmd located in the scripts folder. This script should be edited to point out final destination for the bitstream, which is currently set to:

C:\Program Files\Papilio-ArduinoIDE0018f\hardware\tools\butterfly platform\bitstreams.

Once custom.bit and custom\_bd.bmm are present in the Papilio-ArduinoIDE0018f bitstreams folder, they should be written to the Papilio board flash, using any of the tools available on papilio.cc webpage.<sup>3</sup> After launching arduino.exe from the the Papilio-ArduinoIDE0018f folder, it is important to select Papilio custom board through Tools -> Board -> Gadget Factory Papilio Custom Board. This will ensure that firmware binary code written in Arduino IDE becomes correctly loaded into Papilio memory. Exemplary code for the signal processing core is provided in the AVR8\_Custom\_User\_Core\_Example folder. If one presses SHIFT during upload of the code to the Papilio board, the command shell will reveal that out.bit file is generated, and it will also reveal its temporary folder, that will look similar to:

C:\Users\Username\AppData\Local\Temp\build8538008223705770340.tmp

At that point, if the design is finalized, it is worth saving out.bit file, as it can be used later to burn the bitstream permanently to the flash on Papilio.

## **RUNNING THE DESIGN**

Once input signal for analysis is connected to pin P67, pin P62 is disconnected and pin P60 is on 3.3V, we can start running the design. Connect the Papilio board to USB connector, and use Putty.exe to read the serial output from the Papilio board. The output should look like:

Write counterUp7-Up0	
00	
00	
00	
00	
2E	
50	
9C	
7B	
Write counterDn7-Dn0	
00	
00	
00	
00	
2D	
D4	
D5	
OF	
Write TickerUp7-Up0 00	
00	
00	
00	
OB	
3D	
B4	
E6	
Write TickerDn7-Dn0	
00	
00	
00	

<sup>&</sup>lt;sup>3</sup> http://www.papilio.cc/index.php?n=Papilio.GettingStarted

The outputs are basically 8 bytes value of each of the registers, shown in small endianess and they are printed out and backed up approximately every 5 seconds (by adjusting threshold for variable backupCounter in the Arduino code, and loop delay (which is currently set to delay(2000)). This is illustrated in the following snippet of the Arduino code:

```
void loop()
 //report periodically and save to SD card
 if (backupCounter == 6) //6 is about 5 seconds, but adjust value later 600=10 minutes
              backupCounter = 0;
              // open a file
              char name[] = "BACKUP.TXT";
              file.open(&root, name, O_CREAT | O_TRUNC | O_WRITE);
//
             if (!file.isOpen()) error ("file.create");
    file.write(customCounterUp0);
    file.write(customCounterUp1);
    file.write(customCounterUp2):
    file.write(customTickerDn6);
    file.write(customTickerDn7);
   Serial.println("Write counterUp7-Up0");
     PrintHexTwoChar(customCounterUp7);
     PrintHexTwoChar(customCounterUp6);
     PrintHexTwoChar(customTickerDn1);
     PrintHexTwoChar(customTickerDn0);
  // close file and force write of all data to the SD card
  file.close();
 backupCounter++;
 delay(2000); //10000 seems around 5 seconds with AVR core on running on Papilio
```

In the event of emergency power off (or power loss), the state of the counters is preserved on the micro SD card, and reloaded into the design. If one once to start counting from zero, then make sure to reset the board at pin P62 – otherwise the state of the counters present in the BACKUP.TXT file on the SD card will be used as the starting state.