16-bit Proprietary Microcontroller

CMOS

F²MC-16FX MB96340 Series

MB96345/346 MB96F345 *1 MB96F346/F347/F348

■ DESCRIPTION

MB96340 series is based on Fujitsu's advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

Note: F²MC is the abbreviation of Fujitsu Flexible Microcontroller

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Feature	Description		
Technology	• 0.18μm CMOS		
	F ² MC-16FX CPU		
	Up to 56 MHz internal, 17.8 ns instruction cycle time		
CPU	Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)		
	8-byte instruction execution queue		
	Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available		
	On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)		
	3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).		
	Up to 56 MHz external clock for devices with fast clock input feature		
	32-100 kHz subsystem quartz clock		
System clock	100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog		
	• Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.		
	Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)		
	Clock modulator		
On-chip voltage regula- tor	 Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures 		
Low voltage reset	Reset is generated when supply voltage is below minimum.		
Code Security	Protects ROM content from unintended read-out		
Memory Patch Function	Replaces ROM content		
Wemory Fatch Function	Can also be used to implement embedded debug support		
DMA	Automatic transfer function independent of CPU, can be assigned freely to resources		
	Fast Interrupt processing		
Interrupts	8 programmable priority levels		
	Non-Maskable Interrupt (NMI)		
Timers	 Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer) 		
	Watchdog Timer		

Feature	Description
	Supports CAN protocol version 2.0 part A and B
	ISO16845 certified
	Bit rates up to 1 Mbit/s
	32 message objects
CAN	Each message object has its own identifier mask
	Programmable FIFO mode (concatenation of message objects)
	Maskable interrupt
	Disabled Automatic Retransmission mode for Time Triggered CAN applications
	Programmable loop-back mode for self-test operation
	Full duplex USARTs (SCI/LIN)
HOADT	Wide range of baud rate settings using a dedicated reload timer
USART	Special synchronous options for adapting to different synchronous serial protocols
	LIN functionality working either as master or slave LIN device
100	• Up to 400 kbps
I ² C	Master and Slave functionality, 7-bit and 10-bit addressing
	SAR-type
A/D convertor	10-bit resolution
A/D converter	• Signals interrupt on conversion end, single conversion mode, continuous conversion
	mode, stop conversion mode, activation by software, external trigger or reload timer
A/D Converter Reference Voltage switch	2 independent positive A/D converter reference voltages available
	16-bit wide
Reload Timers	• Prescaler with 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ of peripheral clock frequency
	Event count function
	Signals an interrupt on overflow, supports timer clear upon match with Output
Free Running Timers	Compare (0, 4), Prescaler with 1, 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ , 1/2 ⁷ ,1/2 ⁸ of peripheral clock frequency
	16-bit wide
Input Capture Units	Signals an interrupt upon external event
	Rising edge, falling edge or rising & falling edge sensitive
	16-bit wide
Output Compare Units	Signals an interrupt when a match with 16-bit I/O Timer occurs
	A pair of compare registers can be used to generate an output signal.

Feature	Description		
	16-bit down counter, cycle and duty setting registers		
	Interrupt at trigger, counter borrow and/or duty match		
Programmable Pulse	PWM operation and one-shot operation		
Generator	Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer underflow as clock input		
	Can be triggered by software or reload timer		
	 Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator 		
Real Time Clock	 Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration) 		
	Read/write accessible second/minute/hour registers		
	 Can signal interrupts every half second/second/minute/hour/day 		
	Internal clock divider and prescaler provide exact 1s clock		
	Edge sensitive or level sensitive		
External Interrupte	Interrupt mask and pending bit per channel		
External Interrupts	Each available CAN channel RX has an external interrupt for wake-up		
	Selected USART channels SIN have an external interrupt for wake-up		
	Disabled after reset		
Non Maskable Interrupt	Once enabled, can not be disabled other than by reset.		
Non waskable interrupt	Level high or level low sensitive		
	Pin shared with external interrupt 0.		
	8-bit or 16-bit bidirectional data		
	• Up to 24-bit addresses		
	6 chip select signals		
External bus interface	Multiplexed address/data lines		
	Wait state request		
	External bus master possible		
	Timing programmable		
Alone og men sunter	 Monitors an external voltage and generates an interrupt in case of a voltage lower or higher than the defined thresholds 		
Alarm comparator	Threshold voltages defined externally or generated internally		
	Status is readable, interrupts can be masked separately		

Feature	Description
	Virtually all external pins can be used as general purpose I/O
	All push-pull outputs (except when used as I2C SDA/SCL line)
	Bit-wise programmable as input/output or peripheral signal
I/O Ports	Bit-wise programmable input enable
1/0 1 0/13	Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL (TTL levels not supported by all devices)
	Bit-wise programmable pull-up resistor
	Bit-wise programmable output driving strength for EMI optimization
Packages • 100-pin plastic QFP and LQFP	
	Supports automatic programming, Embedded Algorithm
	Write/Erase/Erase-Suspend/Resume commands
	A flag indicating completion of the algorithm
	Number of erase cycles: 10,000 times
Flash Memory	Data retention time: 20 years
	Erase can be performed on each sector individually
	Sector protection
	Flash Security feature to protect the content of the Flash
	Low voltage detection during Flash erase

■ PRODUCT LINEUP


Features		MB96V300B	MB96(F)34x	
Product type		Evaluation sample	Flash product: MB96F34x Mask ROM product: MB9634x	
Product options	;			
YS			Low voltage reset persistently on / Single clock	
RS			Low voltage reset can be disabled / Single clock	
YW			Low voltage reset persistently on / Dual clock	
RW			Low voltage reset can be disabled / Dual clock	
TS			indep. 32KB Flash / Low voltage reset persistently on / Single clock	
HS			indep. 32KB Flash / Low voltage reset can be disabled / Single clock	
TW			indep. 32KB Flash / Low voltage reset persistently on / Dual clock	
HW			indep. 32KB Flash / Low voltage reset can be disabled / Dual clock	
FS		NA	64KB Data Flash / Low voltage reset persistently on / Single clock	
DS			64KB Data Flash / Low voltage reset can be disabled / Single clock	
FW			64KB Data Flash / Low voltage reset persistently on / Dual clock	
DW			64KB Data Flash / Low voltage reset can be disabled / Dual clock	
AS			No CAN / Low voltage reset can be disabled / Single clock devices	
cs			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Single clock	
AW			No CAN / Low voltage reset can be disabled / Dual clock	
CW			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Dual clock	
Flash/ROM	RAM			
160KB	8KB		MB96345Y 11, MB96345R 11	
224KB [Flash A: 160KB, Data Flash A: 64KB]	8KB	ROM/Flash	MB96F345F*1, MB96F345D*1	
288KB 16KB		memory emulation	MB96F346Y, MB96S46Y *1, MB96F346R, MB96S46R *1, MB96F346A	
416KB 16KB		by external RAM, 92KB internal	MB96F347Y, MB96F347R, MB96F347A	
544KB 24KB		RAM	MB96F348Y, MB96F348R, MB96F348A	
576KB [Flash A: 544KB, Flash B: 32KB]	24KB		MB96F348T, MB96F348H, MB96F348C	
Package		BGA416	FPT-100P-M20 FPT-100P-M22	

Features	MB96V300B	MB96(F)34x	
DMA	16 channels	6 channels	
USART	10 channels	7 channels	
I2C	2 channels	2 channels	
A/D Converter	40 channels	24 channels	
A/D Converter Reference Voltage switch	yes	yes (except MB96F345Dyy or MB96F345Fyy)	
16-bit Reload Timer	6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)	
16-bit Free-Running Timer	4 channels	2 channels	
16-bit Output Compare	12 channels	8 channels	
16-bit Input Capture	12 channels	8 channels	
16-bit Programmable Pulse Generator	20 channels	16 channels	
CAN Interface	5 channels	MB96(F)34xAyy or MB96(F)34xCyy: no MB96F345Dyy or MB96F345Fyy: 1 channel others: 2 channels	
External Interrupts		16 channels	
Non-Maskable Interrupt	1 channel		
Real Time Clock	1		
I/O Ports	136	80 for part number with suffix "W", 82 for part number with suffix "S"	
Alarm comparator	2 channels	MB96F345Dyy or MB96F345Fyy: no others: 2 channels	
External bus interface	Yes	Yes (multiplexed address/data)	
Chip select	6 signals		
Clock output function	2 channels		
Low voltage reset	Yes		
On-chip RC-oscillator	Yes		

^{*1:} These devices are under development and specification is preliminary. These products under development may change its specification without notice.


■ BLOCK DIAGRAM

Block diagram of MB96(F)34x



■ PIN ASSIGNMENTS


Pin assignment of MB96(F)34x (FPT-100P-M22)



Remark:

MB96(F)34x products are pin-compatible to F2MC-16LX family MB90340 series.

Pin assignment of MB96(F)34x (FPT-100P-M20)



Remark:

MB96(F)34x products are pin-compatible to F2MC-16LX family MB90340 series.



■ PIN FUNCTION DESCRIPTION

Pin Function description (1 of 2)

Pin name	Feature	Description
ADn	External bus	External bus interface (multiplexed mode) address output and data input/output
ADTG	ADC	A/D converter trigger input
ADTG_R	ADC	Relocated A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ALE	External bus	External bus Address Latch Enable output
An	External bus	External bus address output
ANn	ADC	A/D converter channel n input
AVcc	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVRH2	ADC	Alternative A/D converter high reference voltage input
AVRL	ADC	A/D converter low reference voltage input
AVss	Supply	Analog circuits power supply
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
ECLK	External bus	External bus clock output
CSn	External bus	External bus chip select n output
FRCKn	Free Running Timer	Free Running Timer n input
HAKX	External bus	External bus Hold Acknowledge
HRQ	External bus	External bus Hold Request
INn	ICU	Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
LBX	External bus	External Bus Interface Lower Byte select strobe output
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output

Pin Function description (2 of 2)

Pin name	Feature	Description
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
RDX	External bus	External bus interface read strobe output
RDY	External bus	External bus interface external wait state request input
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
UBX	External bus	External Bus Interface Upper Byte select strobe output
Vcc	Supply	Power supply
Vss	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

■ PIN CIRCUIT TYPE

Pin circuit types

Pin Circuit ty	, pee	_		
FPT-100P-M20			FPT-10	0P-M22
Pin no.	Circuit type *1		Pin no.	Circuit type *1
1-10	Н		1-12	Н
11,12	B*2		13, 14	B*2
11,12	H *3		13, 14	H*3
13,14	Supply		15,16	Supply
15	F		17	F
16,17	Н		18,19	Н
18-21	N		20-23	N
22-29	I		24-31	I
30	Supply		32	Supply
31-32	G		33-34	G
33	Supply		35	Supply
34 to 41	I		36 to 43	I
42	Supply		44	Supply
43 to 48	I		45 to 50	I
49 to 51	С		51 to 53	С
52	E		54	E
53 to 54	I		55 to 56	I
55 to 62	Н		57 to 64	Н
63, 64	Supply		65, 66	Supply
65 to 87	Н		67 to 89	Н
88,89	Supply		90, 91	Supply
90, 91	А		92, 93	А
92-100	Н		94 to 100	Н

^{*1:} Please refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types

^{*2:} Devices with suffix "W"

^{*3:} Devices without suffix "W"

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 R N X O N X O UT TO THE TOTAL TOT	 High-speed oscillation circuit: Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) Programmable feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode
В	X1A Xout SRFBE Osc disable	Low-speed oscillation circuit: • Programmable feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled
С	R Hysteresis inputs	Mask ROM and EVA device: CMOS Hysteresis input pin Flash device: CMOS input pin
E	Pull-up Resistor Hysteresis inputs	 CMOS Hysteresis input pin Pull-up resistor value: approx. 50 kΩ

Туре	Circuit	Remarks
F		Power supply input protection circuit
G	ANE AVR ANE	 A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2 Devices without AVRH reference switch do not have an analog switch for the AVRL pin
H	Standby control For input shutdown TTL input	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function TTL input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. Note: MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported

Туре	Circuit	Remarks
I	Pull-up control Pout Nout	 CMOS level output (programmable IoL = 5mA, IoH = -5mA and IoL = 2mA, IoH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function TTL input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. Analog input
	Standby control for input shutdown Automotive input TTL input Analog input	Note: MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported
N	Standby control for input shutdown TTL input	 CMOS level output (IoL = 3mA, IoH = -3mA) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. *1: N-channel transistor has slew rate control according to I²C spec, irrespective of usage Note: MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported

■ MEMORY MAP

	MB96V300B		MB96(F)34x	
FF:FFFFH DE:0000H	Emulation ROM		USER ROM / External Bus ⁻⁴	
10:0000н	External Bus		External Bus	
	Boot-ROM		Boot-ROM	
0F:Е000н		0F:0000н	Reserved	
0Е:0000н	Reserved		DATA FLASH / Reserved [·]	
02:0000⊦	External RAM	ОС:0000н	Reserved	
02.000011			Reserved	
	Internal RAM	RAMEND1°2	Internal RAM	RAM availability de-
	bank 1	RAMSTART12	bank 1	pending on the device
01:0000н			Reserved	
00:8000н	ROM/RAM MIRROR		ROM/RAM MIRROR	
			Internal RAM	
		RAMSTART0*2	bank 0	
	Internal RAM	TOWNSTATION	Reserved	
RAMSTART0*3	bank 0		External Bus	External Bus end address ⁻²
00:0С00н	External Bus			
00:0380н	Peripherals		Peripherals	
00:0180н	GPR*¹		GPR*1	
00:0180н	DMA		DMA	
00:00F0н	External Bus		External Bus	
00:0000н	Peripheral		Peripheral	
				-

^{*1:} Unused GPR banks can be used as RAM area

The External Bus area and DMA area are only available if the device contains the corresponding resource. The available RAM and ROM area depends on the device.

^{*2:} For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

^{*3:} For EVA device, RAMSTART0 depends on the configuration of the emulated device.

^{*4:} For details about USER ROM area or DATA FLASH area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES and ■ USER ROM MEMORY MAP FOR MASK ROM DEVICES on the following pages.

■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96(F)345	8KByte	-	00:21FFн	00:6240н	-	-
MB96(F)346, MB96F347	16KByte	-	00:21FFн	00:4240н	-	-
MB96F348	24KByte	-	00:21FFн	00:2240н	-	-

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F345D MB96F345F	
Alternative mode CPU address	Flash memory mode address	Flash size 160kByte +64KByte Data Flash	
FF:FFFFH FF:0000H	3F:FFFFн 3F:0000н	S39 - 64K	
FE:FFFFH	3E:FFFFH	000 0414	Flash A
FE:0000H	3Е:0000н	S38 - 64K	
FD:FFFF _H	3D:FFFF _H		
FD:0000 _H	3D:0000н		
FC:FFFF _H	3C:FFFFн		
FC:0000H	3C:0000H	_	
FB:FFFF _H FB:0000 _H	3B:FFFFн 3B:0000н		
FA:FFFF _H	3A:FFFF _H	}	
FA:0000 _H	3A:0000H		
F9:FFFFн	39:FFFFн	_i	
F9:0000 _H	39:0000н		
F8:FFFF _H	38:FFFFн		
F8:0000H	38:0000H		
F7:FFFFн F7:0000н	37:FFFFн 37:0000н		
F6:FFFFH	36:FFFFн	-	
F6:0000 _H	36:0000н	External bus	
F5:FFFF _H	35:FFFFн		
F5:0000 _H	35:0000н		
F4:FFFF _H	34:FFFF _H		
F4:0000н F3:FFFFн	34:0000н 33:FFFFн	_	
F3:0000 _H	33:0000н		
F2:FFFF _H	32:FFFFн		
F2:0000 _H	32:0000н		
F1:FFFF _H	31:FFFFн		
F1:0000H	31:0000H		
F0:FFFFн F0:0000н	30:FFFFн 30:0000н		
E0:FFFF _H	00.000011		
Е0:0000н			
DF:FFFF _H		Reserved	
DF:8000H	1F:7FFFн		
DF:7FFFн DF:6000н	1F:7FFFH 1F:6000н	SA3 - 8K	
DF:5FFFH	1F:5FFF _H	SA2 - 8K	
DF:4000 _H	1F:4000н	3A2 - 6K	Flash A
DF:3FFF _H	1F:3FFFн	SA1 - 8K	I lasii A
DF:2000H	1F:2000 _H		
DF:1FFFн DF:0000н	1F:1FFFн 1F:0000н	SA0 - 8K *1	
DE:FFFFH	11 .0000H		
DE:0000 _H		Reserved	
0E:FFFFн 0E:FF00н	(0E:FFFFн) (0E:FF00н)	SDA0-256 *2	Data Flash A
0E:FEFF _H	(Reserved	
0Е:0000н			<u> </u>
0D:FFFF _H	(0F:FFFFH)	SDA4-16K	
0D:C000н	(0F:C000H)		
0D:BFFFн 0D:8000н	(0F:BFFFн) (0F:8000н)	SDA3-16K	
0D:7FFFH	(0F:7FFFн)	SDA2 46V	Data Flash A
0D:4000н	(0F:4000 _H)	SDA2-16K	
0D:3FFFн	(0F:3FFF _H)	SDA1-16K	
0D:0000H	(0F:0000н)		
0C:FFFFн 0C:0000н		Reserved	
OO.0000H			

^{1:} Sector SAU contains the ROW Configuration Block RCBA at CPU address DF:0000H - DF:007FH

^{*2:} Sector SDA0 contains the ROM Configuration Block RCBDA at CPU address DE:FF00н - DE:FF2Fн

		MB96F346Y MB96F346R MB96F346A	MB96F347Y MB96F347R MB96F347A	
Alternative mode CPU address	Flash memory mode address	Flash size 288kByte	Flash size 416kByte	
FF:FFFFH	3F:FFFFн	S39 - 64K	S39 - 64K	
FF:0000h FE:FFFFh	3F:0000н 3E:FFFFн	1		
FE:0000н	3E:0000н	S38 - 64K	S38 - 64K	
FD:FFFFH	3D:FFFFH	S37 - 64K	S37 - 64K	
FD:0000 _H	3D:0000 _H	337 - 64K	537 - 64N	Flash
FC:FFFFH	3C:FFFFн	S36 - 64K	S36 - 64K	riasii i
FC:0000 _H	3С:0000н	030 041		
FB:FFFF _H	3B:FFFFн		S35 - 64K	
FB:0000н	3В:0000н	_ _		
FA:FFFF _H	3A:FFFF _H		S34 - 64K	
FA:0000H F9:FFFFH	3A:0000н 39:FFFFн			
F9:ГГГГН F9:0000н	39:0000н			
F8:FFFFH	38:FFFFн			
F8:0000 _H	38:0000н			
F7:FFFFH	37:FFFF _H			
F7:0000 _H	37:0000н			
F6:FFFF	36:FFFFн	i i		
F6:0000 _H	36:0000н			
F5:FFFF _H	35:FFFFн	i i		
F5:0000н	35:0000н	External bus		
F4:FFFF _H	34:FFFFн	External bas		
F4:0000H	34:0000н	_!	External bus	
F3:FFFF _H	33:FFFF _H			
F3:0000н F2:FFFFн	33:0000н 32:FFFFн			
F2:0000H	32:0000н			
F1:FFFFH	31:FFFF _H			
F1:0000 _H	31:0000н			
F0:FFFFH	30:FFFFн	1		
F0:0000 _H	30:0000н			
E0:FFFF _H				
Е0:0000н				
DF:FFFFH		Reserved	Reserved	
DF:8000 _H DF:7FFF _H	1F:7FFFн			\neg
DF:7FFFн DF:6000н	1F:7FFFн 1F:6000н	SA3 - 8K	SA3 - 8K	
DF:5000H	1F:5000H 1F:5FFFн	L 040 0K	040 01/	
DF:4000H	1F:4000н	SA2 - 8K	SA2 - 8K	
DF:3FFFH	1F:3FFFн	SA1 - 8K	SA1 - 8K	Flash /
DF:2000 _H	1F:2000 _H	SAI-BK	J SAI-BK	
DF:1FFF _H	1F:1FFFH	SA0 - 8K *1	SA0 - 8K *1	
DF:0000 _H	1F:0000 _H	SAU-ON	J SAU-ON '	
DE:FFFF _H		Reserved	Reserved	_
DE:0000 _H				

		MB96F348Y MB96F348R MB96F348A	MB96F348T MB96F348H MB96F348C	
Alternative mode CPU address	Flash memory mode address	Flash size 544kByte	Flash size 576kByte	
FF:FFFFH FF:0000h	3F:FFFFн 3F:0000н	S39 - 64K	S39 - 64K	
FE:FFFFH FE:0000H	3E:FFFFн 3E:0000н	S38 - 64K	S38 - 64K	
FD:FFFFH FD:0000H	3D:FFFF _H 3D:0000 _H	S37 - 64K	S37 - 64K	
FC:FFFFH FC:0000H	3C:FFFFн 3C:0000н	S36 - 64K	S36 - 64K	
FB:FFFFH FB:0000H	3B:FFFFн 3B:0000н	S35 - 64K	S35 - 64K	Flash A
FA:FFFFH FA:0000H	3A:FFFFн 3A:0000н	S34 - 64K	S34 - 64K	
F9:FFFFн F9:0000н	39:FFFFн 39:0000н	S33 - 64K	S33 - 64K	
F8:FFFFн F8:0000н	38:FFFFн 38:0000н	S32 - 64K	S32 - 64K	
F7:FFFFH F7:0000H F6:FFFFH F6:0000H F5:FFFFH F5:0000H F3:FFFFH F4:0000H F3:FFFFH F3:0000H F2:FFFFH F2:0000H F0:FFFFH F1:0000H F0:FFFFH F1:0000H F0:FFFFH F0:0000H	37:FFFFH 37:0000h 36:FFFFH 36:0000h 35:FFFFH 35:0000h 34:FFFFH 34:0000h 33:FFFFH 32:0000h 31:FFFFH 32:0000h 30:FFFFH 31:0000h 30:FFFFH	External bus	External bus	
DF:FFFF _H		Reserved	Reserved	
DF:8000 _H DF:7FFF _H	1F:7FFFн	SA3 - 8K	SA3 - 8K	_
DF:6000н DF:5FFFн	1F:6000н 1F:5FFFн			
DF:4000н DF:3FFFн	1F:4000н 1F:3FFFн	SA2 - 8K	SA2 - 8K	Flash A
DF:2000 _H	1F:2000н	SA1 - 8K	SA1 - 8K	
DF:1FFFH DF:0000H	1F:1FFFн 1F:0000н	SA0 - 8K *1	SA0 - 8K *1	
DE:FFFFH DE:8000H	45.755		Reserved	
DE:7FFFн DE:6000н	1Е:7FFFн 1Е:6000н	Decembed	SB3 - 8K	
DE:5FFFн DE:4000н	1E:5FFFн 1E:4000н	Reserved	SB2 - 8K	Flash B
DE:3FFFн DE:2000н	1Е:3FFFн 1Е:2000н		SB1 - 8K	I lasii D
DE:2000н DE:1FFFн DE:0000н	1E:1FFFн 1E:0000н		SB0 - 8K *2	

■ USER ROM MEMORY MAP FOR MASK ROM DEVICES

DF:0000H block RCB block RCB		MB96345		MB96346	
Tereston Tereston	CPU address				
PD:FFFFH PD:0000h FC:FFFFH External bus E	FF:0000н FE:FFFFн	128K ROM			
Reserved External bus External bus External bus	FD:FFFF _H			256K ROM	
External bus External bus	FC:FFFF#	Reserved			
DF:FFFFH Reserved Reserved DF:8000H 32K ROM 32K ROM DF:0080H BF:007FH ROM configuration block RCB ROM configuration block RCB		External bus		External bus	
DF:8000H Reserved Reserved DF:7FFFH 32K ROM 32K ROM DF:0080H BF:007FH ROM configuration block RCB ROM configuration block RCB					
DF:7FFFH DF:0080H DF:007FH DF:0000H ROM configuration block RCB BOM configuration block RCB		Reserved		Reserved	
DF:007FH ROM configuration ROM configuration DF:0000H block RCB block RCB		32K ROM		32K ROM	
DF:0000⊩ block RCB block RCB	DF:0080 _H				
	DF:0000H	ROM configuration block RCB		ROM configuration block RCB	
DE:FFFFH DE:0000H Reserved Reserved	DE:FFFFH	Reserved		Reserved	

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

	MB9	6F34x	
Pin number	Pin number	USART Number	Normal function
LQFP-100	QFP-100	OSAKT Number	
57	59		SIN0
58	60	USART0	SOT0
59	61		SCK0
60	62		SIN1
61	63	USART1	SOT1
62	64		SCK1
22	24		SIN2
23	25	USART2	SOT2
24	26		SCK2
85	87		SIN3
86	88	USART3	SOT3
87	89		SCK3

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 76/78.

If handshaking is used by the tool but P00_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

■ I/O MAP

I/O map MB96(F)34x (1 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000н	I/O Port P00 - Port Data Register	PDR00		R/W
000001н	I/O Port P01 - Port Data Register	PDR01		R/W
000002н	I/O Port P02 - Port Data Register	PDR02		R/W
000003н	I/O Port P03 - Port Data Register	PDR03		R/W
000004н	I/O Port P04 - Port Data Register	PDR04		R/W
000005н	I/O Port P05 - Port Data Register	PDR05		R/W
000006н	I/O Port P06 - Port Data Register	PDR06		R/W
000007н	I/O Port P07 - Port Data Register	PDR07		R/W
000008н	I/O Port P08 - Port Data Register	PDR08		R/W
000009н	I/O Port P09 - Port Data Register	PDR09		R/W
00000Ан	I/O Port P10 - Port Data Register	PDR10		R/W
00000Вн- 000017н	Reserved			-
000018н	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019н	ADC0 - Control Status register High	ADCSH		R/W
00001Ан	ADC0 - Data Register Low	ADCRL	ADCR	R
00001Вн	ADC0 - Data Register High	ADCRH		R
00001Сн	ADC0 - Setting Register		ADSR	R/W
00001 Dн	ADC0 - Setting Register			R/W
00001Ен	ADC0 - Extended Configuration Register	ADECR		R/W
00001Fн	Reserved			-
000020н	FRT0 - Data register of free-running timer		TCDT0	R/W
000021н	FRT0 - Data register of free-running timer			R/W
000022н	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023н	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024н	FRT1 - Data register of free-running timer		TCDT1	R/W
000025н	FRT1 - Data register of free-running timer			R/W

I/O map MB96(F)34x (2 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000026н	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027н	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028н	OCU0 - Output Compare Control Status	OCS0		R/W
000029н	OCU1 - Output Compare Control Status	OCS1		R/W
00002Ан	OCU0 - Compare Register		OCCP0	R/W
00002Вн	OCU0 - Compare Register			R/W
00002Сн	OCU1 - Compare Register		OCCP1	R/W
00002Dн	OCU1 - Compare Register			R/W
00002Ен	OCU2 - Output Compare Control Status	OCS2		R/W
00002Fн	OCU3 - Output Compare Control Status	OCS3		R/W
000030н	OCU2 - Compare Register		OCCP2	R/W
000031н	OCU2 - Compare Register			R/W
000032н	OCU3 - Compare Register		OCCP3	R/W
000033н	OCU3 - Compare Register			R/W
000034н	OCU4 - Output Compare Control Status	OCS4		R/W
000035н	OCU5 - Output Compare Control Status	OCS5		R/W
000036н	OCU4 - Compare Register		OCCP4	R/W
000037н	OCU4 - Compare Register			R/W
000038н	OCU5 - Compare Register		OCCP5	R/W
000039н	OCU5 - Compare Register			R/W
00003Ан	OCU6 - Output Compare Control Status	OCS6		R/W
00003Вн	OCU7 - Output Compare Control Status	OCS7		R/W
00003Сн	OCU6 - Compare Register		OCCP6	R/W
00003Dн	OCU6 - Compare Register			R/W
00003Ен	OCU7 - Compare Register		OCCP7	R/W
00003Fн	OCU7 - Compare Register			R/W
000040н	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041н	ICU0/ICU1 - Edge register	ICE01		R/W
000042н	ICU0 - Capture Register Low	IPCPL0	IPCP0	R

I/O map MB96(F)34x (3 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000043н	ICU0 - Capture Register High	IPCPH0		R
000044н	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045н	ICU1 - Capture Register High	IPCPH1		R
000046н	ICU2/ICU3 - Control Status Register	ICS23		R/W
000047н	ICU2/ICU3 - Edge register	ICE23		R/W
000048н	ICU2 - Capture Register Low	IPCPL2	IPCP2	R
000049н	ICU2 - Capture Register High	IPCPH2		R
00004Ан	ICU3 - Capture Register Low	IPCPL3	IPCP3	R
00004Вн	ICU3 - Capture Register High	IPCPH3		R
00004Сн	ICU4/ICU5 - Control Status Register	ICS45		R/W
00004Dн	ICU4/ICU5 - Edge register	ICE45		R/W
00004Ен	ICU4 - Capture Register Low	IPCPL4	IPCP4	R
00004Fн	ICU4 - Capture Register High	IPCPH4		R
000050н	ICU5 - Capture Register Low	IPCPL5	IPCP5	R
000051н	ICU5 - Capture Register High	IPCPH5		R
000052н	ICU6/ICU7 - Control Status Register	ICS67		R/W
000053н	ICU6/ICU7 - Edge register	ICE67		R/W
000054н	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055н	ICU6 - Capture Register High	IPCPH6		R
000056н	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057н	ICU7 - Capture Register High	IPCPH7		R
000058н	EXTINT0 - External Interrupt Enable Register	ENIR0		R/W
000059н	EXTINT0 - External Interrupt Interrupt request Register	EIRR0		R/W
00005Ан	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	R/W
00005Вн	EXTINT0 - External Interrupt Level Select High	ELVRH0		R/W
00005Сн	EXTINT1 - External Interrupt Enable Register	ENIR1		R/W
00005Дн	EXTINT1 - External Interrupt Interrupt request Register	EIRR1		R/W
00005Ен	EXTINT1 - External Interrupt Level Select Low	ELVRL1	ELVR1	R/W
00005Fн	EXTINT1 - External Interrupt Level Select High	ELVRH1		R/W

I/O map MB96(F)34x (4 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000060н	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	R/W
000061н	RLT0 - Timer Control Status Register High	TMCSRH0		R/W
000062н	RLT0 - Reload Register - for writing		TMRLR0	W
000062н	RLT0 - Reload Register - for reading		TMR0	R
000063н	RLT0 - Reload Register - for writing			W
000063н	RLT0 - Reload Register - for reading			R
000064н	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	R/W
000065н	RLT1 - Timer Control Status Register High	TMCSRH1		R/W
000066н	RLT1 - Reload Register - for writing		TMRLR1	W
000066н	RLT1 - Reload Register - for reading		TMR1	R
000067н	RLT1 - Reload Register - for writing			W
000067н	RLT1 - Reload Register - for reading			R
000068н	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	R/W
000069н	RLT2 - Timer Control Status Register High	TMCSRH2		R/W
00006Ан	RLT2 - Reload Register - for writing		TMRLR2	W
00006Ан	RLT2 - Reload Register - for reading		TMR2	R
00006Вн	RLT2 - Reload Register - for writing			W
00006Вн	RLT2 - Reload Register - for reading			R
00006Сн	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	R/W
00006Dн	RLT3 - Timer Control Status Register High	TMCSRH3		R/W
00006Ен	RLT3 - Reload Register - for writing		TMRLR3	W
00006Ен	RLT3 - Reload Register - for reading		TMR3	R
00006Fн	RLT3 - Reload Register - for writing			W
00006Fн	RLT3 - Reload Register - for reading			R
000070н	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	R/W
000071н	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6		R/W
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing		TMRLR6	W

I/O map MB96(F)34x (5 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			W
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074н	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075н	PPG3-PPG0 - General Control register 1 High	GCN1H0		R/W
000076н	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077н	PPG3-PPG0 - General Control register 2 High	GCN2H0		R/W
000078н	PPG0 - Timer register		PTMR0	R
000079н	PPG0 - Timer register			R
00007Ан	PPG0 - Period setting register		PCSR0	W
00007Вн	PPG0 - Period setting register			W
00007Сн	PPG0 - Duty cycle register		PDUT0	W
00007Dн	PPG0 - Duty cycle register			W
00007Ен	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007Fн	PPG0 - Control status register High	PCNH0		R/W
000080н	PPG1 - Timer register		PTMR1	R
000081н	PPG1 - Timer register			R
000082н	PPG1 - Period setting register		PCSR1	W
000083н	PPG1 - Period setting register			W
000084н	PPG1 - Duty cycle register		PDUT1	W
000085н	PPG1 - Duty cycle register			W
000086н	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087н	PPG1 - Control status register High	PCNH1		R/W
000088н	PPG2 - Timer register		PTMR2	R
000089н	PPG2 - Timer register			R
00008Ан	PPG2 - Period setting register		PCSR2	W
00008Вн	PPG2 - Period setting register			W
00008Сн	PPG2 - Duty cycle register		PDUT2	W

I/O map MB96(F)34x (6 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00008Dн	PPG2 - Duty cycle register			W
00008Ен	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008Fн	PPG2 - Control status register High	PCNH2		R/W
000090н	PPG3 - Timer register		PTMR3	R
000091н	PPG3 - Timer register			R
000092н	PPG3 - Period setting register		PCSR3	W
000093н	PPG3 - Period setting register			W
000094н	PPG3 - Duty cycle register		PDUT3	W
000095н	PPG3 - Duty cycle register			W
000096н	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097н	PPG3 - Control status register High	PCNH3		R/W
000098н	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W
000099н	PPG7-PPG4 - General Control register 1 High	GCN1H1		R/W
00009Ан	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W
00009Вн	PPG7-PPG4 - General Control register 2 High	GCN2H1		R/W
00009Сн	PPG4 - Timer register		PTMR4	R
00009Dн	PPG4 - Timer register			R
00009Ен	PPG4 - Period setting register		PCSR4	W
00009Fн	PPG4 - Period setting register			W
0000А0н	PPG4 - Duty cycle register		PDUT4	W
0000А1н	PPG4 - Duty cycle register			W
0000А2н	PPG4 - Control status register Low	PCNL4	PCN4	R/W
0000АЗн	PPG4 - Control status register High	PCNH4		R/W
0000А4н	PPG5 - Timer register		PTMR5	R
0000А5н	PPG5 - Timer register			R
0000А6н	PPG5 - Period setting register		PCSR5	W
0000А7н	PPG5 - Period setting register			W
0000А8н	PPG5 - Duty cycle register		PDUT5	W
0000А9н	PPG5 - Duty cycle register			W
0000ААн	PPG5 - Control status register Low	PCNL5	PCN5	R/W

I/O map MB96(F)34x (7 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000АВн	PPG5 - Control status register High	PCNH5		R/W
0000АСн	I2C0 - Bus Status Register	IBSR0		R
0000АДн	I2C0 - Bus Control Register	IBCR0		R/W
0000АЕн	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000АГн	I2C0 - Ten bit Slave address Register High	ITBAH0		R/W
0000В0н	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000В1н	I2C0 - Ten bit Address mask Register High	ITMKH0		R/W
0000В2н	I2C0 - Seven bit Slave address Register	ISBA0		R/W
0000ВЗн	I2C0 - Seven bit Address mask Register	ISMK0		R/W
0000В4н	I2C0 - Data Register	IDAR0		R/W
0000В5н	I2C0 - Clock Control Register	ICCR0		R/W
0000В6н	I2C1 - Bus Status Register	IBSR1		R
0000В7н	I2C1 - Bus Control Register	IBCR1		R/W
0000В8н	I2C1 - Ten bit Slave address Register Low	ITBAL1	ITBA1	R/W
0000В9н	I2C1 - Ten bit Slave address Register High	ITBAH1		R/W
0000ВАн	I2C1 - Ten bit Address mask Register Low	ITMKL1	ITMK1	R/W
0000ВВн	I2C1 - Ten bit Address mask Register High	ITMKH1		R/W
0000ВСн	I2C1 - Seven bit Slave address Register	ISBA1		R/W
0000ВДн	I2C1 - Seven bit Address mask Register	ISMK1		R/W
0000ВЕн	I2C1 - Data Register	IDAR1		R/W
0000ВГн	I2C1 - Clock Control Register	ICCR1		R/W
0000С0н	USART0 - Serial Mode Register	SMR0		R/W
0000С1н	USART0 - Serial Control Register	SCR0		R/W
0000С2н	USART0 - TX Register	TDR0		W
0000С2н	USART0 - RX Register	RDR0		R
0000СЗн	USART0 - Serial Status	SSR0		R/W
0000С4н	USART0 - Control/Com. Register	ECCR0		R/W
0000С5н	USART0 - Ext. Status Register	ESCR0		R/W
0000С6н	USART0 - Baud Rate Generator Register Low	BGRL0	BGR0	R/W
0000С7н	USART0 - Baud Rate Generator Register High	BGRH0		R/W

I/O map MB96(F)34x (8 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000С8н	USART0 - Extended Serial Interrupt Register	ESIR0		R/W
0000С9н	Reserved			-
0000САн	USART1 - Serial Mode Register	SMR1		R/W
0000СВн	USART1 - Serial Control Register	SCR1		R/W
0000ССн	USART1 - TX Register	TDR1		W
0000ССн	USART1 - RX Register	RDR1		R
0000СDн	USART1 - Serial Status	SSR1		R/W
0000СЕн	USART1 - Control/Com. Register	ECCR1		R/W
0000СFн	USART1 - Ext. Status Register	ESCR1		R/W
0000D0н	USART1 - Baud Rate Generator Register Low	BGRL1	BGR1	R/W
0000D1н	USART1 - Baud Rate Generator Register High	BGRH1		R/W
0000D2н	USART1 - Extended Serial Interrupt Register	ESIR1		R/W
0000Д3н	Reserved			-
0000Д4н	USART2 - Serial Mode Register	SMR2		R/W
0000D5н	USART2 - Serial Control Register	SCR2		R/W
0000Д6н	USART2 - TX Register	TDR2		W
0000Д6н	USART2 - RX Register	RDR2		R
0000D7н	USART2 - Serial Status	SSR2		R/W
0000D8н	USART2 - Control/Com. Register	ECCR2		R/W
0000D9н	USART2 - Ext. Status Register	ESCR2		R/W
0000Дн	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000ДВн	USART2 - Baud Rate Generator Register High	BGRH2		R/W
0000DСн	USART2 - Extended Serial Interrupt Register	ESIR2		R/W
0000DDн	Reserved			-
0000ДЕн	USART3 - Serial Mode Register	SMR3		R/W
0000DFн	USART3 - Serial Control Register	SCR3		R/W
0000Е0н	USART3 - TX Register	TDR3		W
0000Е0н	USART3 - RX Register	RDR3		R
0000Е1н	USART3 - Serial Status	SSR3		R/W
0000Е2н	USART3 - Control/Com. Register	ECCR3		R/W

I/O map MB96(F)34x (9 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000ЕЗн	USART3 - Ext. Status Register	ESCR3		R/W
0000Е4н	USART3 - Baud Rate Generator Register Low	BGRL3	BGR3	R/W
0000Е5н	USART3 - Baud Rate Generator Register High	BGRH3		R/W
0000Е6н	USART3 - Extended Serial Interrupt Register	ESIR3		R/W
0000Е7н- 0000ЕFн	Reserved			-
0000F0н- 0000FFн	External Bus area	EXTBUS0		R/W
000100н	DMA0 - Buffer address pointer low byte	BAPL0		R/W
000101н	DMA0 - Buffer address pointer middle byte	BAPM0		R/W
000102н	DMA0 - Buffer address pointer high byte	BAPH0		R/W
000103н	DMA0 - DMA control register	DMACS0		R/W
000104н	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	R/W
000105н	DMA0 - I/O register address pointer high byte	IOAH0		R/W
000106н	DMA0 - Data counter low byte	DCTL0	DCT0	R/W
000107н	DMA0 - Data counter high byte	DCTH0		R/W
000108н	DMA1 - Buffer address pointer low byte	BAPL1		R/W
000109н	DMA1 - Buffer address pointer middle byte	BAPM1		R/W
00010Ан	DMA1 - Buffer address pointer high byte	BAPH1		R/W
00010Вн	DMA1 - DMA control register	DMACS1		R/W
00010Сн	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	R/W
00010Dн	DMA1 - I/O register address pointer high byte	IOAH1		R/W
00010Ен	DMA1 - Data counter low byte	DCTL1	DCT1	R/W
00010Fн	DMA1 - Data counter high byte	DCTH1		R/W
000110н	DMA2 - Buffer address pointer low byte	BAPL2		R/W
000111н	DMA2 - Buffer address pointer middle byte	BAPM2		R/W
000112н	DMA2 - Buffer address pointer high byte	BAPH2		R/W
000113н	DMA2 - DMA control register	DMACS2		R/W
000114н	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	R/W
000115н	DMA2 - I/O register address pointer high byte	IOAH2		R/W
000116н	DMA2 - Data counter low byte	DCTL2	DCT2	R/W

I/O map MB96(F)34x (10 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000117н	DMA2 - Data counter high byte	DCTH2		R/W
000118н	DMA3 - Buffer address pointer low byte	BAPL3		R/W
000119н	DMA3 - Buffer address pointer middle byte	BAPM3		R/W
00011Ан	DMA3 - Buffer address pointer high byte	ВАРН3		R/W
00011Вн	DMA3 - DMA control register	DMACS3		R/W
00011Сн	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011Dн	DMA3 - I/O register address pointer high byte	IOAH3		R/W
00011Ен	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011Fн	DMA3 - Data counter high byte	DCTH3		R/W
000120н	DMA4 - Buffer address pointer low byte	BAPL4		R/W
000121н	DMA4 - Buffer address pointer middle byte	BAPM4		R/W
000122н	DMA4 - Buffer address pointer high byte	BAPH4		R/W
000123н	DMA4 - DMA control register	DMACS4		R/W
000124н	DMA4 - I/O register address pointer low byte	IOAL4	IOA4	R/W
000125н	DMA4 - I/O register address pointer high byte	IOAH4		R/W
000126н	DMA4 - Data counter low byte	DCTL4	DCT4	R/W
000127н	DMA4 - Data counter high byte	DCTH4		R/W
000128н	DMA5 - Buffer address pointer low byte	BAPL5		R/W
000129н	DMA5 - Buffer address pointer middle byte	BAPM5		R/W
00012Ан	DMA5 - Buffer address pointer high byte	BAPH5		R/W
00012Вн	DMA5 - DMA control register	DMACS5		R/W
00012Сн	DMA5 - I/O register address pointer low byte	IOAL5	IOA5	R/W
00012Dн	DMA5 - I/O register address pointer high byte	IOAH5		R/W
00012Ен	DMA5 - Data counter low byte	DCTL5	DCT5	R/W
00012Fн	DMA5 - Data counter high byte	DCTH5		R/W
000130н- 00017Fн	Reserved			-
000180н- 00037Fн	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380н	DMA0 - Interrupt select	DISEL0		R/W
000381н	DMA1 - Interrupt select	DISEL1		R/W

I/O map MB96(F)34x (11 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000382н	DMA2 - Interrupt select	DISEL2		R/W
000383н	DMA3 - Interrupt select	DISEL3		R/W
000384н	DMA4 - Interrupt select	DISEL4		R/W
000385н	DMA5 - Interrupt select	DISEL5		R/W
000386н- 00038Fн	Reserved			-
000390н	DMA - Status register low byte	DSRL	DSR	R/W
000391н	DMA - Status register high byte	DSRH		R/W
000392н	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393н	DMA - Stop status register high byte	DSSRH		R/W
000394н	DMA - Enable register low byte	DERL	DER	R/W
000395н	DMA - Enable register high byte	DERH		R/W
000396н- 00039Fн	Reserved			-
0003А0н	Interrupt level register	ILR	ICR	R/W
0003А1н	Interrupt index register	IDX		R/W
0003А2н	Interrupt vector table base register Low	TBRL	TBR	R/W
0003АЗн	Interrupt vector table base register High	TBRH		R/W
0003А4н	Delayed Interrupt register	DIRR		R/W
0003А5н	Non Maskable Interrupt register	NMI		R/W
0003A6н- 0003AВн	Reserved			-
0003АСн	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003АDн	EDSU communication interrupt selection High	EDSU2H		R/W
0003АЕн	ROM mirror control register	ROMM		R/W
0003АFн	EDSU configuration register	EDSU		R/W
0003В0н	Memory patch control/status register ch 0/1		PFCS0	R/W
0003В1н	Memory patch control/status register ch 0/1			R/W
0003В2н	Memory patch control/status register ch 2/3		PFCS1	R/W
0003В3н	Memory patch control/status register ch 2/3			R/W
0003В4н	Memory patch control/status register ch 4/5		PFCS2	R/W

I/O map MB96(F)34x (12 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003В5н	Memory patch control/status register ch 4/5			R/W
0003В6н	Memory patch control/status register ch 6/7		PFCS3	R/W
0003В7н	Memory patch control/status register ch 6/7			R/W
0003В8н	Memory Patch function - Patch address 0 low	PFAL0		R/W
0003В9н	Memory Patch function - Patch address 0 middle	PFAM0		R/W
0003ВАн	Memory Patch function - Patch address 0 high	PFAH0		R/W
0003ВВн	Memory Patch function - Patch address 1 low	PFAL1		R/W
0003ВСн	Memory Patch function - Patch address 1 middle	PFAM1		R/W
0003ВДн	Memory Patch function - Patch address 1 high	PFAH1		R/W
0003ВЕн	Memory Patch function - Patch address 2 low	PFAL2		R/W
0003ВFн	Memory Patch function - Patch address 2 middle	PFAM2		R/W
0003С0н	Memory Patch function - Patch address 2 high	PFAH2		R/W
0003С1н	Memory Patch function - Patch address 3 low	PFAL3		R/W
0003С2н	Memory Patch function - Patch address 3 middle	PFAM3		R/W
0003С3н	Memory Patch function - Patch address 3 high	PFAH3		R/W
0003С4н	Memory Patch function - Patch address 4 low	PFAL4		R/W
0003С5н	Memory Patch function - Patch address 4 middle	PFAM4		R/W
0003С6н	Memory Patch function - Patch address 4 high	PFAH4		R/W
0003С7н	Memory Patch function - Patch address 5 low	PFAL5		R/W
0003С8н	Memory Patch function - Patch address 5 middle	PFAM5		R/W
0003С9н	Memory Patch function - Patch address 5 high	PFAH5		R/W
0003САн	Memory Patch function - Patch address 6 low	PFAL6		R/W
0003СВн	Memory Patch function - Patch address 6 middle	PFAM6		R/W
0003ССн	Memory Patch function - Patch address 6 high	PFAH6		R/W
0003СДн	Memory Patch function - Patch address 7 low	PFAL7		R/W
0003СЕн	Memory Patch function - Patch address 7 middle	PFAM7		R/W
0003СFн	Memory Patch function - Patch address 7 high	PFAH7		R/W
0003D0н	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	R/W
0003D1н	Memory Patch function - Patch data 0 High	PFDH0		R/W
0003D2н	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	R/W

I/O map MB96(F)34x (13 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003D3н	Memory Patch function - Patch data 1 High	PFDH1		R/W
0003D4н	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	R/W
0003D5н	Memory Patch function - Patch data 2 High	PFDH2		R/W
0003D6н	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	R/W
0003D7н	Memory Patch function - Patch data 3 High	PFDH3		R/W
0003D8н	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	R/W
0003D9н	Memory Patch function - Patch data 4 High	PFDH4		R/W
0003DАн	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	R/W
0003DВн	Memory Patch function - Patch data 5 High	PFDH5		R/W
0003DСн	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	R/W
0003DDн	Memory Patch function - Patch data 6 High	PFDH6		R/W
0003DЕн	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	R/W
0003DFн	Memory Patch function - Patch data 7 High	PFDH7		R/W
0003Е0н	Data Flash Control and Status register A	DFCSA		R/W
0003Е1н	Data Flash Write command sequencer Control register A	DFWCA		R/W
0003Е2н	Data Flash Write command sequencer Status register A	DFWSA		R/W
0003E3н- 0003F0н	Reserved			-
0003F1н	Memory Control Status Register A	MCSRA		R/W
0003F2н	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	R/W
0003F3н	Memory Timing Configuration Register A High	MTCRAH		R/W
0003F4н	Reserved			-
0003F5н	Memory Control Status Register B	MCSRB		R/W
0003F6н	Memory Timing Configuration Register B Low	MTCRBL	MTCRB	R/W
0003F7н	Memory Timing Configuration Register B High	MTCRBH		R/W
0003F8н	Flash Memory Write Control register 0	FMWC0		R/W
0003F9н	Flash Memory Write Control register 1	FMWC1		R/W
0003FАн	Flash Memory Write Control register 2	FMWC2		R/W
0003FВн	Flash Memory Write Control register 3	FMWC3		R/W

I/O map MB96(F)34x (14 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003FСн	Flash Memory Write Control register 4	FMWC4		R/W
0003FDн	Flash Memory Write Control register 5	FMWC5		R/W
0003FEн- 0003FFн	Reserved			-
000400н	Standby Mode control register	SMCR		R/W
000401н	Clock select register	CKSR		R/W
000402н	Clock Stabilization select register	CKSSR		R/W
000403н	Clock monitor register	CKMR		R
000404н	Clock Frequency control register Low	CKFCRL	CKFCR	R/W
000405н	Clock Frequency control register High	CKFCRH		R/W
000406н	PLL Control register Low	PLLCRL	PLLCR	R/W
000407н	PLL Control register High	PLLCRH		R/W
000408н	RC clock timer control register	RCTCR		R/W
000409н	Main clock timer control register	MCTCR		R/W
00040Ан	Sub clock timer control register	SCTCR		R/W
00040Вн	Reset cause and clock status register with clear function	RCCSRC		R
00040Сн	Reset configuration register	RCR		R/W
00040Дн	Reset cause and clock status register	RCCSR		R
00040Ен	Watch dog timer configuration register	WDTC		R/W
00040Fн	Watch dog timer clear pattern register	WDTCP		W
000410н- 000414н	Reserved			-
000415н	Clock output activation register	COAR		R/W
000416н	Clock output configuration register 0	COCR0		R/W
000417н	Clock output configuration register 1	COCR1		R/W
000418н	Clock Modulator control register	CMCR		R/W
000419н	Reserved			-
00041Ан	Clock Modulator Parameter register Low	CMPRL	CMPR	R/W
00041Вн	Clock Modulator Parameter register High	CMPRH		R/W

I/O map MB96(F)34x (15 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00041Сн- 00042Вн	Reserved			-
00042Сн	Voltage Regulator Control register	VRCR		R/W
00042Dн	Clock Input and LVD Control Register	CILCR		R/W
00042Ен- 00042Fн	Reserved			-
000430н	I/O Port P00 - Data Direction Register	DDR00		R/W
000431н	I/O Port P01 - Data Direction Register	DDR01		R/W
000432н	I/O Port P02 - Data Direction Register	DDR02		R/W
000433н	I/O Port P03 - Data Direction Register	DDR03		R/W
000434н	I/O Port P04 - Data Direction Register	DDR04		R/W
000435н	I/O Port P05 - Data Direction Register	DDR05		R/W
000436н	I/O Port P06 - Data Direction Register	DDR06		R/W
000437н	I/O Port P07 - Data Direction Register	DDR07		R/W
000438н	I/O Port P08 - Data Direction Register	DDR08		R/W
000439н	I/O Port P09 - Data Direction Register	DDR09		R/W
00043Ан	I/O Port P10 - Data Direction Register	DDR10		R/W
00043Вн- 000443н	Reserved			-
000444н	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445н	I/O Port P01 - Port Input Enable Register	PIER01		R/W
000446н	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447н	I/O Port P03 - Port Input Enable Register	PIER03		R/W
000448н	I/O Port P04 - Port Input Enable Register	PIER04		R/W
000449н	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044Ан	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044Вн	I/O Port P07 - Port Input Enable Register	PIER07		R/W
00044Сн	I/O Port P08 - Port Input Enable Register	PIER08		R/W
00044Dн	I/O Port P09 - Port Input Enable Register	PIER09		R/W
00044Ен	I/O Port P10 - Port Input Enable Register	PIER10		R/W

I/O map MB96(F)34x (16 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00044Fн- 000457н	Reserved			-
000458н	I/O Port P00 - Port Input Level Register	PILR00		R/W
000459н	I/O Port P01 - Port Input Level Register	PILR01		R/W
00045Ан	I/O Port P02 - Port Input Level Register	PILR02		R/W
00045Вн	I/O Port P03 - Port Input Level Register	PILR03		R/W
00045Сн	I/O Port P04 - Port Input Level Register	PILR04		R/W
00045Дн	I/O Port P05 - Port Input Level Register	PILR05		R/W
00045Ен	I/O Port P06 - Port Input Level Register	PILR06		R/W
00045Fн	I/O Port P07 - Port Input Level Register	PILR07		R/W
000460н	I/O Port P08 - Port Input Level Register	PILR08		R/W
000461н	I/O Port P09 - Port Input Level Register	PILR09		R/W
000462н	I/O Port P10 - Port Input Level Register	PILR10		R/W
000463н- 00046Вн	Reserved			-
00046Сн	I/O Port P00 - Extended Port Input Level Register	EPILR00		R/W
00046Dн	I/O Port P01 - Extended Port Input Level Register	EPILR01		R/W
00046Ен	I/O Port P02 - Extended Port Input Level Register	EPILR02		R/W
00046Fн	I/O Port P03 - Extended Port Input Level Register	EPILR03		R/W
000470н	I/O Port P04 - Extended Port Input Level Register	EPILR04		R/W
000471н	I/O Port P05 - Extended Port Input Level Register	EPILR05		R/W
000472н	I/O Port P06 - Extended Port Input Level Register	EPILR06		R/W
000473н	I/O Port P07 - Extended Port Input Level Register	EPILR07		R/W
000474н	I/O Port P08 - Extended Port Input Level Register	EPILR08		R/W
000475н	I/O Port P09 - Extended Port Input Level Register	EPILR09		R/W
000476н	I/O Port P10 - Extended Port Input Level Register	EPILR10		R/W
000477н- 00047Fн	Reserved			-
000480н	I/O Port P00 - Port Output Drive Register	PODR00		R/W
000481н	I/O Port P01 - Port Output Drive Register	PODR01		R/W
000482н	I/O Port P02 - Port Output Drive Register	PODR02		R/W

I/O map MB96(F)34x (17 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000483н	I/O Port P03 - Port Output Drive Register	PODR03		R/W
000484н	I/O Port P04 - Port Output Drive Register	PODR04		R/W
000485н	I/O Port P05 - Port Output Drive Register	PODR05		R/W
000486н	I/O Port P06 - Port Output Drive Register	PODR06		R/W
000487н	I/O Port P07 - Port Output Drive Register	PODR07		R/W
000488н	I/O Port P08 - Port Output Drive Register	PODR08		R/W
000489н	I/O Port P09 - Port Output Drive Register	PODR09		R/W
00048Ан	I/O Port P10 - Port Output Drive Register	PODR10		R/W
00048Вн- 0004А7н	Reserved			-
0004А8н	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		R/W
0004А9н	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		R/W
0004ААн	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004АВн	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004АСн	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004АДн	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004АЕн	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004АГн	I/O Port P07 - Pull-Up resistor Control Register	PUCR07		R/W
0004В0н	I/O Port P08 - Pull-Up resistor Control Register	PUCR08		R/W
0004В1н	I/O Port P09 - Pull-Up resistor Control Register	PUCR09		R/W
0004В2н	I/O Port P10 - Pull-Up resistor Control Register	PUCR10		R/W
0004ВЗн- 0004ВВн	Reserved			-
0004ВСн	I/O Port P00 - External Pin State Register	EPSR00		R
0004ВДн	I/O Port P01 - External Pin State Register	EPSR01		R
0004ВЕн	I/O Port P02 - External Pin State Register	EPSR02		R
0004ВГн	I/O Port P03 - External Pin State Register	EPSR03		R
0004С0н	I/O Port P04 - External Pin State Register	EPSR04		R
0004С1н	I/O Port P05 - External Pin State Register	EPSR05		R
0004С2н	I/O Port P06 - External Pin State Register	EPSR06		R
0004С3н	I/O Port P07 - External Pin State Register	EPSR07		R

I/O map MB96(F)34x (18 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004С4н	I/O Port P08 - External Pin State Register	EPSR08		R
0004С5н	I/O Port P09 - External Pin State Register	EPSR09		R
0004С6н	I/O Port P10 - External Pin State Register	EPSR10		R
0004С7 _н - 0004СF _н	Reserved			-
0004D0н	ADC analog input enable register 0	ADER0		R/W
0004D1н	ADC analog input enable register 1	ADER1		R/W
0004D2н	ADC analog input enable register 2	ADER2		R/W
0004D3н	ADC analog input enable register 3	ADER3		R/W
0004D4н	ADC analog input enable register 4	ADER4		R/W
0004D5н	Reserved			-
0004D6н	Peripheral Resource Relocation Register 0	PRRR0		R/W
0004D7н	Peripheral Resource Relocation Register 1	PRRR1		R/W
0004D8н	Peripheral Resource Relocation Register 2	PRRR2		R/W
0004D9н	Peripheral Resource Relocation Register 3	PRRR3		R/W
0004DАн	Peripheral Resource Relocation Register 4	PRRR4		R/W
0004DВн	Peripheral Resource Relocation Register 5	PRRR5		R/W
0004DСн	Peripheral Resource Relocation Register 6	PRRR6		R/W
0004DDн	Peripheral Resource Relocation Register 7	PRRR7		R/W
0004DЕн	Peripheral Resource Relocation Register 8	PRRR8		R/W
0004DFн	Peripheral Resource Relocation Register 9	PRRR9		R/W
0004Е0н	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004Е1н	RTC - Sub Second Register M	WTBRH0		R/W
0004Е2н	RTC - Sub-Second Register H	WTBR1		R/W
0004ЕЗн	RTC - Second Register	WTSR		R/W
0004Е4н	RTC - Minutes	WTMR		R/W
0004Е5н	RTC - Hour	WTHR		R/W
0004Е6н	RTC - Timer Control Extended Register	WTCER		R/W
0004Е7н	RTC - Clock select register	WTCKSR		R/W
0004Е8н	RTC - Timer Control Register Low	WTCRL	WTCR	R/W

I/O map MB96(F)34x (19 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004Е9н	RTC - Timer Control Register High	WTCRH		R/W
0004ЕАн	CAL - Calibration unit Control register	CUCR		R/W
0004ЕВн	Reserved			-
0004ЕСн	CAL - Duration Timer Data Register Low	CUTDL	CUTD	R/W
0004ЕДн	CAL - Duration Timer Data Register High	CUTDH		R/W
0004ЕЕн	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004ЕГн	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0н	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1н	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2н- 0004F9н	Reserved			-
0004FАн	RLT - Timer input select (for Cascading)	TMISR		R/W
0004FBн- 00053Dн	Reserved			-
00053Ен	USART7 - Serial Mode Register	SMR7		R/W
00053Fн	USART7 - Serial Control Register	SCR7		R/W
000540н	USART7 - Serial TX Register	TDR7		W
000540н	USART7 - Serial RX Register	RDR7		R
000541н	USART7 - Serial Status Register	SSR7		R/W
000542н	USART7 - Ext. Control/Com. Register	ECCR7		R/W
000543н	USART7 - Ext. Status Com. Register	ESCR7		R/W
000544н	USART7 - Baud Rate Generator Register Low	BGRL7	BGR7	R/W
000545н	USART7 - Baud Rate Generator Register High	BGRH7		R/W
000546н	USART7 - Extended Serial Interrupt Register	ESIR7		R/W
000547н	Reserved			-
000548н	USART8 - Serial Mode Register	SMR8		R/W
000549н	USART8 - Serial Control Register	SCR8		R/W
00054Ан	USART8 - Serial TX Register	TDR8		W
00054Ан	USART8 - Serial RX Register	RDR8		R
00054Вн	USART8 - Serial Status Register	SSR8		R/W
00054Сн	USART8 - Ext. Control/Com. Register	ECCR8		R/W

I/O map MB96(F)34x (20 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00054Dн	USART8 - Ext. Status Com. Register	ESCR8		R/W
00054Ен	USART8 - Baud Rate Generator Register Low	BGRL8	BGR8	R/W
00054Fн	USART8 - Baud Rate Generator Register High	BGRH8		R/W
000550н	USART8 - Extended Serial Interrupt Register	ESIR8		R/W
000551н	Reserved			-
000552н	USART9 - Serial Mode Register	SMR9		R/W
000553н	USART9 - Serial Control Register	SCR9		R/W
000554н	USART9 - Serial TX Register	TDR9		W
000554н	USART9 - Serial RX Register	RDR9		R
000555н	USART9 - Serial Status Register	SSR9		R/W
000556н	USART9 - Ext. Control/Com. Register	ECCR9		R/W
000557н	USART9 - Ext. Status Com. Register	ESCR9		R/W
000558н	USART9 - Baud Rate Generator Register Low	BGRL9	BGR9	R/W
000559н	USART9 - Baud Rate Generator Register High	BGRH9		R/W
00055Ан	USART9 - Extended Serial Interrupt Register	ESIR9		R/W
00055Вн- 00055Fн	Reserved			-
000560н	ALARM0 - Control Status Register	ACSR0		R/W
000561н	ALARM0 - Extended Control Status Register	AECSR0		R/W
000562н	ALARM1 - Control Status Register	ACSR1		R/W
000563н	ALARM1 - Extended Control Status Register	AECSR1		R/W
000564н	PPG6 - Timer register		PTMR6	R
000565н	PPG6 - Timer register			R
000566н	PPG6 - Period setting register		PCSR6	W
000567н	PPG6 - Period setting register			W
000568н	PPG6 - Duty cycle register		PDUT6	W
000569н	PPG6 - Duty cycle register			W
00056Ан	PPG6 - Control status register Low	PCNL6	PCN6	R/W
00056Вн	PPG6 - Control status register High	PCNH6		R/W
00056Сн	PPG7 - Timer register		PTMR7	R

I/O map MB96(F)34x (21 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00056Dн	PPG7 - Timer register			R
00056Ен	PPG7 - Period setting register		PCSR7	W
00056Fн	PPG7 - Period setting register			W
000570н	PPG7 - Duty cycle register		PDUT7	W
000571н	PPG7 - Duty cycle register			W
000572н	PPG7 - Control status register Low	PCNL7	PCN7	R/W
000573н	PPG7 - Control status register High	PCNH7		R/W
000574н	PPG11-PPG8 - General Control register 1 Low	GCN1L2	GCN12	R/W
000575н	PPG11-PPG8 - General Control register 1 High	GCN1H2		R/W
000576н	PPG11-PPG8 - General Control register 2 Low	GCN2L2	GCN22	R/W
000577н	PPG11-PPG8 - General Control register 2 High	GCN2H2		R/W
000578н	PPG8 - Timer register		PTMR8	R
000579н	PPG8 - Timer register			R
00057Ан	PPG8 - Period setting register		PCSR8	W
00057Вн	PPG8 - Period setting register			W
00057Сн	PPG8 - Duty cycle register		PDUT8	W
00057Dн	PPG8 - Duty cycle register			W
00057Ен	PPG8 - Control status register Low	PCNL8	PCN8	R/W
00057Fн	PPG8 - Control status register High	PCNH8		R/W
000580н	PPG9 - Timer register		PTMR9	R
000581н	PPG9 - Timer register			R
000582н	PPG9 - Period setting register		PCSR9	W
000583н	PPG9 - Period setting register			W
000584н	PPG9 - Duty cycle register		PDUT9	W
000585н	PPG9 - Duty cycle register			W
000586н	PPG9 - Control status register Low	PCNL9	PCN9	R/W
000587н	PPG9 - Control status register High	PCNH9		R/W
000588н	PPG10 - Timer register		PTMR10	R
000589н	PPG10 - Timer register			R
00058Ан	PPG10 - Period setting register		PCSR10	W

I/O map MB96(F)34x (22 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00058Вн	PPG10 - Period setting register			W
00058Сн	PPG10 - Duty cycle register		PDUT10	W
00058Dн	PPG10 - Duty cycle register			W
00058Ен	PPG10 - Control status register Low	PCNL10	PCN10	R/W
00058Fн	PPG10 - Control status register High	PCNH10		R/W
000590н	PPG11 - Timer register		PTMR11	R
000591н	PPG11 - Timer register			R
000592н	PPG11 - Period setting register		PCSR11	W
000593н	PPG11 - Period setting register			W
000594н	PPG11 - Duty cycle register		PDUT11	W
000595н	PPG11 - Duty cycle register			W
000596н	PPG11 - Control status register Low	PCNL11	PCN11	R/W
000597н	PPG11 - Control status register High	PCNH11		R/W
000598н	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599н	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059Ан	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W
00059Вн	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W
00059Сн	PPG12 - Timer register		PTMR12	R
00059Dн	PPG12 - Timer register			R
00059Ен	PPG12 - Period setting register		PCSR12	W
00059Fн	PPG12 - Period setting register			W
0005А0н	PPG12 - Duty cycle register		PDUT12	W
0005А1н	PPG12 - Duty cycle register			W
0005А2н	PPG12 - Control status register Low	PCNL12	PCN12	R/W
0005АЗн	PPG12 - Control status register High	PCNH12		R/W
0005А4н	PPG13 - Timer register		PTMR13	R
0005А5н	PPG13 - Timer register			R
0005А6н	PPG13 - Period setting register		PCSR13	W
0005А7н	PPG13 - Period setting register			W
0005А8н	PPG13 - Duty cycle register		PDUT13	W

I/O map MB96(F)34x (23 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005А9н	PPG13 - Duty cycle register			W
0005ААн	PPG13 - Control status register Low	PCNL13	PCN13	R/W
0005АВн	PPG13 - Control status register High	PCNH13		R/W
0005АСн	PPG14 - Timer register		PTMR14	R
0005АDн	PPG14 - Timer register			R
0005АЕн	PPG14 - Period setting register		PCSR14	W
0005АГн	PPG14 - Period setting register			W
0005В0н	PPG14 - Duty cycle register		PDUT14	W
0005В1н	PPG14 - Duty cycle register			W
0005В2н	PPG14 - Control status register Low	PCNL14	PCN14	R/W
0005ВЗн	PPG14 - Control status register High	PCNH14		R/W
0005В4н	PPG15 - Timer register		PTMR15	R
0005В5н	PPG15 - Timer register			R
0005В6н	PPG15 - Period setting register		PCSR15	W
0005В7н	PPG15 - Period setting register			W
0005В8н	PPG15 - Duty cycle register		PDUT15	W
0005В9н	PPG15 - Duty cycle register			W
0005ВАн	PPG15 - Control status register Low	PCNL15	PCN15	R/W
0005ВВн	PPG15 - Control status register High	PCNH15		R/W
0005ВСн- 00065Fн	Reserved			-
000660н	Peripheral Resource Relocation Register 10	PRRR10		R/W
000661н	Peripheral Resource Relocation Register 11	PRRR11		R/W
000662н	Peripheral Resource Relocation Register 12	PRRR12		R/W
000663н	Peripheral Resource Relocation Register 13	PRRR13		W
000664н- 0006DFн	Reserved			-
0006Е0н	External Bus - Area configuration register 0 Low	EACL0	EAC0	R/W
0006Е1н	External Bus - Area configuration register 0 High	EACH0		R/W
0006Е2н	External Bus - Area configuration register 1 Low	EACL1	EAC1	R/W
0006ЕЗн	External Bus - Area configuration register 1 High	EACH1		R/W

I/O map MB96(F)34x (24 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0006Е4н	External Bus - Area configuration register 2 Low	EACL2	EAC2	R/W
0006Е5н	External Bus - Area configuration register 2 High	EACH2		R/W
0006Е6н	External Bus - Area configuration register 3 Low	EACL3	EAC3	R/W
0006Е7н	External Bus - Area configuration register 3 High	EACH3		R/W
0006Е8н	External Bus - Area configuration register 4 Low	EACL4	EAC4	R/W
0006Е9н	External Bus - Area configuration register 4 High	EACH4		R/W
0006ЕАн	External Bus - Area configuration register 5 Low	EACL5	EAC5	R/W
0006ЕВн	External Bus - Area configuration register 5 High	EACH5		R/W
0006ЕСн	External Bus - Area select register 2	EAS2		R/W
0006ЕДн	External Bus - Area select register 3	EAS3		R/W
0006ЕЕн	External Bus - Area select register 4	EAS4		R/W
0006ЕГн	External Bus - Area select register 5	EAS5		R/W
0006F0н	External Bus - Mode register	EBM		R/W
0006F1н	External Bus - Clock and Function register	EBCF		R/W
0006F2н	External Bus - Address output enable register 0	EBAE0		R/W
0006F3н	External Bus - Address output enable register 1	EBAE1		R/W
0006F4н	External Bus - Address output enable register 2	EBAE2		R/W
0006F5н	External Bus - Control signal register	EBCS		R/W
0006F6н- 0006FFн	Reserved			-
000700н	CAN0 - Control register Low	CTRLRL0	CTRLR0	R/W
000701н	CAN0 - Control register High (reserved)	CTRLRH0		R
000702н	CAN0 - Status register Low	STATRL0	STATR0	R/W
000703н	CAN0 - Status register High (reserved)	STATRH0		R
000704н	CAN0 - Error Counter Low (Transmit)	ERRCNTL0	ERRCNT0	R
000705н	CAN0 - Error Counter High (Receive)	ERRCNTH0		R
000706н	CAN0 - Bit Timing Register Low	BTRL0	BTR0	R/W
000707н	CAN0 - Bit Timing Register High	BTRH0		R/W
000708н	CAN0 - Interrupt Register Low	INTRL0	INTR0	R
000709н	CAN0 - Interrupt Register High	INTRH0		R

I/O map MB96(F)34x (25 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00070Ан	CAN0 - Test Register Low	TESTRL0	TESTR0	R/W
00070Вн	CAN0 - Test Register High (reserved)	TESTRH0		R
00070Сн	CAN0 - BRP Extension register Low	BRPERL0	BRPER0	R/W
00070Dн	CAN0 - BRP Extension register High (reserved)	BRPERH0		R
00070Ен- 00070Fн	Reserved			-
000710н	CAN0 - IF1 Command request register Low	IF1CREQL0	IF1CREQ0	R/W
000711н	CAN0 - IF1 Command request register High	IF1CREQH0		R/W
000712н	CAN0 - IF1 Command Mask register Low	IF1CMSKL0	IF1CMSK0	R/W
000713н	CAN0 - IF1 Command Mask register High (reserved)	IF1CMSKH0		R
000714н	CAN0 - IF1 Mask 1 Register Low	IF1MSK1L0	IF1MSK10	R/W
000715н	CAN0 - IF1 Mask 1 Register High	IF1MSK1H0		R/W
000716н	CAN0 - IF1 Mask 2 Register Low	IF1MSK2L0	IF1MSK20	R/W
000717н	CAN0 - IF1 Mask 2 Register High	IF1MSK2H0		R/W
000718н	CAN0 - IF1 Arbitration 1 Register Low	IF1ARB1L0	IF1ARB10	R/W
000719н	CAN0 - IF1 Arbitration 1 Register High	IF1ARB1H0		R/W
00071Ан	CAN0 - IF1 Arbitration 2 Register Low	IF1ARB2L0	IF1ARB20	R/W
00071Вн	CAN0 - IF1 Arbitration 2 Register High	IF1ARB2H0		R/W
00071Сн	CAN0 - IF1 Message Control Register Low	IF1MCTRL0	IF1MCTR0	R/W
00071Dн	CAN0 - IF1 Message Control Register High	IF1MCTRH0		R/W
00071Ен	CAN0 - IF1 Data A1 Low	IF1DTA1L0	IF1DTA10	R/W
00071F _H	CAN0 - IF1 Data A1 High	IF1DTA1H0		R/W
000720н	CAN0 - IF1 Data A2 Low	IF1DTA2L0	IF1DTA20	R/W
000721н	CAN0 - IF1 Data A2 High	IF1DTA2H0		R/W
000722н	CAN0 - IF1 Data B1 Low	IF1DTB1L0	IF1DTB10	R/W
000723н	CAN0 - IF1 Data B1 High	IF1DTB1H0		R/W
000724н	CAN0 - IF1 Data B2 Low	IF1DTB2L0	IF1DTB20	R/W
000725н	CAN0 - IF1 Data B2 High	IF1DTB2H0		R/W
000726н- 00073Fн	Reserved			-

I/O map MB96(F)34x (26 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000740н	CAN0 - IF2 Command request register Low	IF2CREQL0	IF2CREQ0	R/W
000741н	CAN0 - IF2 Command request register High	IF2CREQH0		R/W
000742н	CAN0 - IF2 Command Mask register Low	IF2CMSKL0	IF2CMSK0	R/W
000743н	CAN0 - IF2 Command Mask register High (reserved)	IF2CMSKH0		R
000744н	CAN0 - IF2 Mask 1 Register Low	IF2MSK1L0	IF2MSK10	R/W
000745н	CAN0 - IF2 Mask 1 Register High	IF2MSK1H0		R/W
000746н	CAN0 - IF2 Mask 2 Register Low	IF2MSK2L0	IF2MSK20	R/W
000747н	CAN0 - IF2 Mask 2 Register High	IF2MSK2H0		R/W
000748н	CAN0 - IF2 Arbitration 1 Register Low	IF2ARB1L0	IF2ARB10	R/W
000749н	CAN0 - IF2 Arbitration 1 Register High	IF2ARB1H0		R/W
00074Ан	CAN0 - IF2 Arbitration 2 Register Low	IF2ARB2L0	IF2ARB20	R/W
00074Вн	CAN0 - IF2 Arbitration 2 Register High	IF2ARB2H0		R/W
00074Сн	CAN0 - IF2 Message Control Register Low	IF2MCTRL0	IF2MCTR0	R/W
00074Dн	CAN0 - IF2 Message Control Register High	IF2MCTRH0		R/W
00074Ен	CAN0 - IF2 Data A1 Low	IF2DTA1L0	IF2DTA10	R/W
00074Fн	CAN0 - IF2 Data A1 High	IF2DTA1H0		R/W
000750н	CAN0 - IF2 Data A2 Low	IF2DTA2L0	IF2DTA20	R/W
000751н	CAN0 - IF2 Data A2 High	IF2DTA2H0		R/W
000752н	CAN0 - IF2 Data B1 Low	IF2DTB1L0	IF2DTB10	R/W
000753н	CAN0 - IF2 Data B1 High	IF2DTB1H0		R/W
000754н	CAN0 - IF2 Data B2 Low	IF2DTB2L0	IF2DTB20	R/W
000755н	CAN0 - IF2 Data B2 High	IF2DTB2H0		R/W
000756н- 00077Fн	Reserved			-
000780н	CAN0 - Transmission Request 1 Register Low	TREQR1L0	TREQR10	R
000781н	CAN0 - Transmission Request 1 Register High	TREQR1H0		R
000782н	CAN0 - Transmission Request 2 Register Low	TREQR2L0	TREQR20	R
000783н	CAN0 - Transmission Request 2 Register High	TREQR2H0		R
000784н- 00078Fн	Reserved			-

I/O map MB96(F)34x (27 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000790н	CAN0 - New Data 1 Register Low	NEWDT1L0	NEWDT10	R
000791н	CAN0 - New Data 1 Register High	NEWDT1H0		R
000792н	CAN0 - New Data 2 Register Low	NEWDT2L0	NEWDT20	R
000793н	CAN0 - New Data 2 Register High	NEWDT2H0		R
000794н- 00079Fн	Reserved			-
0007А0н	CAN0 - Interrupt Pending 1 Register Low	INTPND1L0	INTPND10	R
0007А1н	CAN0 - Interrupt Pending 1 Register High	INTPND1H0		R
0007А2н	CAN0 - Interrupt Pending 2 Register Low	INTPND2L0	INTPND20	R
0007АЗн	CAN0 - Interrupt Pending 2 Register High	INTPND2H0		R
0007A4н- 0007AFн	Reserved			-
0007В0н	CAN0 - Message Valid 1 Register Low	d 1 Register Low MSGVAL1L0		
0007В1н	CAN0 - Message Valid 1 Register High	MSGVAL1H0		R
0007В2н	CAN0 - Message Valid 2 Register Low	MSGVAL2L0	MSGVAL20	R
0007ВЗн	CAN0 - Message Valid 2 Register High	MSGVAL2H0		R
0007В4н- 0007СDн	Reserved			-
0007СЕн	CAN0 - Output enable register	COER0		R/W
0007СFн- 0007FFн	Reserved			-
000800н	CAN1 - Control register Low	CTRLRL1	CTRLR1	R/W
000801н	CAN1 - Control register High (reserved)	CTRLRH1		R
000802н	CAN1 - Status register Low	STATRL1	STATR1	R/W
000803н	CAN1 - Status register High (reserved)	STATRH1		R
000804н	CAN1 - Error Counter Low (Transmit)	ERRCNTL1	ERRCNT1	R
000805н	CAN1 - Error Counter High (Receive)	ERRCNTH1		R
000806н	CAN1 - Bit Timing Register Low	BTRL1	BTR1	R/W
000807н	CAN1 - Bit Timing Register High	BTRH1		R/W
000808н	CAN1 - Interrupt Register Low	INTRL1	INTR1	R
000809н	CAN1 - Interrupt Register High	INTRH1		R

I/O map MB96(F)34x (28 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00080Ан	CAN1 - Test Register Low	TESTRL1	TESTR1	R/W
00080Вн	CAN1 - Test Register High (reserved)	TESTRH1		R
00080Сн	CAN1 - BRP Extension register Low	BRPERL1	BRPER1	R/W
00080Dн	CAN1 - BRP Extension register High (reserved)	BRPERH1		R
00080Ен- 00080Fн	Reserved			-
000810н	CAN1 - IF1 Command request register Low	IF1CREQL1	IF1CREQ1	R/W
000811н	CAN1 - IF1 Command request register High	IF1CREQH1		R/W
000812н	CAN1 - IF1 Command Mask register Low	IF1CMSKL1	IF1CMSK1	R/W
000813н	CAN1 - IF1 Command Mask register High (reserved)	IF1CMSKH1		R
000814н	CAN1 - IF1 Mask 1 Register Low	IF1MSK1L1	IF1MSK11	R/W
000815н	CAN1 - IF1 Mask 1 Register High	IF1MSK1H1		R/W
000816н	CAN1 - IF1 Mask 2 Register Low	IF1MSK2L1	IF1MSK21	R/W
000817н	CAN1 - IF1 Mask 2 Register High	IF1MSK2H1		R/W
000818н	CAN1 - IF1 Arbitration 1 Register Low	IF1ARB1L1	IF1ARB11	R/W
000819н	CAN1 - IF1 Arbitration 1 Register High	IF1ARB1H1		R/W
00081Ан	CAN1 - IF1 Arbitration 2 Register Low	IF1ARB2L1	IF1ARB21	R/W
00081Вн	CAN1 - IF1 Arbitration 2 Register High	IF1ARB2H1		R/W
00081Сн	CAN1 - IF1 Message Control Register Low	IF1MCTRL1	IF1MCTR1	R/W
00081Dн	CAN1 - IF1 Message Control Register High	IF1MCTRH1		R/W
00081Ен	CAN1 - IF1 Data A1 Low	IF1DTA1L1	IF1DTA11	R/W
00081Fн	CAN1 - IF1 Data A1 High	IF1DTA1H1		R/W
000820н	CAN1 - IF1 Data A2 Low	IF1DTA2L1	IF1DTA21	R/W
000821н	CAN1 - IF1 Data A2 High	IF1DTA2H1		R/W
000822н	CAN1 - IF1 Data B1 Low	IF1DTB1L1	IF1DTB11	R/W
000823н	CAN1 - IF1 Data B1 High	IF1DTB1H1		R/W
000824н	CAN1 - IF1 Data B2 Low	IF1DTB2L1	IF1DTB21	R/W
000825н	CAN1 - IF1 Data B2 High	IF1DTB2H1		R/W
000826н- 00083Fн	Reserved			-

I/O map MB96(F)34x (29 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000840н	CAN1 - IF2 Command request register Low	IF2CREQL1	IF2CREQ1	R/W
000841н	CAN1 - IF2 Command request register High	IF2CREQH1		R/W
000842н	CAN1 - IF2 Command Mask register Low	IF2CMSKL1	IF2CMSK1	R/W
000843н	CAN1 - IF2 Command Mask register High (reserved)	IF2CMSKH1		R
000844н	CAN1 - IF2 Mask 1 Register Low	IF2MSK1L1	IF2MSK11	R/W
000845н	CAN1 - IF2 Mask 1 Register High	IF2MSK1H1		R/W
000846н	CAN1 - IF2 Mask 2 Register Low	IF2MSK2L1	IF2MSK21	R/W
000847н	CAN1 - IF2 Mask 2 Register High	IF2MSK2H1		R/W
000848н	CAN1 - IF2 Arbitration 1 Register Low	IF2ARB1L1	IF2ARB11	R/W
000849н	CAN1 - IF2 Arbitration 1 Register High	IF2ARB1H1		R/W
00084Ан	CAN1 - IF2 Arbitration 2 Register Low	IF2ARB2L1	IF2ARB21	R/W
00084Вн	CAN1 - IF2 Arbitration 2 Register High	IF2ARB2H1		R/W
00084Сн	CAN1 - IF2 Message Control Register Low	IF2MCTRL1	IF2MCTR1	R/W
00084Dн	CAN1 - IF2 Message Control Register High	IF2MCTRH1		R/W
00084Ен	CAN1 - IF2 Data A1 Low	IF2DTA1L1	IF2DTA11	R/W
00084Fн	CAN1 - IF2 Data A1 High	IF2DTA1H1		R/W
000850н	CAN1 - IF2 Data A2 Low	IF2DTA2L1	IF2DTA21	R/W
000851н	CAN1 - IF2 Data A2 High	IF2DTA2H1		R/W
000852н	CAN1 - IF2 Data B1 Low	IF2DTB1L1	IF2DTB11	R/W
000853н	CAN1 - IF2 Data B1 High	IF2DTB1H1		R/W
000854н	CAN1 - IF2 Data B2 Low	IF2DTB2L1	IF2DTB21	R/W
000855н	CAN1 - IF2 Data B2 High	IF2DTB2H1		R/W
000856н- 00087Fн	Reserved			-
000880н	CAN1 - Transmission Request 1 Register Low	TREQR1L1	TREQR11	R
000881н	CAN1 - Transmission Request 1 Register High	TREQR1H1		R
000882н	CAN1 - Transmission Request 2 Register Low	TREQR2L1	TREQR21	R
000883н	CAN1 - Transmission Request 2 Register High	TREQR2H1		R
000884н- 00088Fн	Reserved			-

I/O map MB96(F)34x (30 of 30)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000890н	CAN1 - New Data 1 Register Low	NEWDT1L1	NEWDT11	R
000891н	CAN1 - New Data 1 Register High	NEWDT1H1		R
000892н	CAN1 - New Data 2 Register Low	NEWDT2L1	NEWDT21	R
000893н	CAN1 - New Data 2 Register High	NEWDT2H1		R
000894н- 00089Fн	Reserved			-
0008А0н	CAN1 - Interrupt Pending 1 Register Low	INTPND1L1	INTPND11	R
0008А1н	CAN1 - Interrupt Pending 1 Register High	INTPND1H1		R
0008А2н	CAN1 - Interrupt Pending 2 Register Low	INTPND2L1	INTPND21	R
0008АЗн	CAN1 - Interrupt Pending 2 Register High	INTPND2H1		R
0008A4н- 0008AFн	Reserved			-
0008В0н	CAN1 - Message Valid 1 Register Low	MSGVAL1L1	MSGVAL11	R
0008В1н	CAN1 - Message Valid 1 Register High	MSGVAL1H1		R
0008В2н	CAN1 - Message Valid 2 Register Low	MSGVAL2L1	MSGVAL21	R
0008ВЗн	CAN1 - Message Valid 2 Register High	MSGVAL2H1		R
0008В4н- 0008СDн	Reserved			-
0008СЕн	CAN1 - Output enable register	COER1		R/W
0008СFн- 0009FFн	Reserved			-
000А00н	DMA - IO address block register 0	IOABK0		R/W
000А01н	DMA - IO address block register 1	IOABK1		R/W
000А02н	DMA - IO address block register 2	IOABK2		R/W
000А03н	DMA - IO address block register 3	IOABK3		R/W
000А04н	DMA - IO address block register 4	IOABK4		R/W
000А05н	DMA - IO address block register 5	IOABK5		R/W
000A06н- 000BFFн	Reserved			-

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading 'X'.

Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)34x (1 of 4)

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FСн	CALLV0	No	-	
1	3F8н	CALLV1	No	-	
2	3F4н	CALLV2	No	-	
3	3F0н	CALLV3	No	-	
4	3ЕСн	CALLV4	No	-	
5	3Е8н	CALLV5	No	-	
6	3Е4н	CALLV6	No	-	
7	3Е0н	CALLV7	No	-	
8	3DСн	RESET	No	-	
9	3D8н	INT9	No	-	
10	3D4н	EXCEPTION	No	-	
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Timer
14	3С4н	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	RESERVED	No	16	Reserved
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3В4н	EXTINT1	Yes	18	External Interrupt 1
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	3АСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	EXTINT5	Yes	22	External Interrupt 5
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Сн	EXTINT7	Yes	24	External Interrupt 7
25	398н	EXTINT8	Yes	25	External Interrupt 8
26	394н	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10

Interrupt vector table MB96(F)34x (2 of 4)

Vector number	Offset in vector ta-	Vector name	Cleared by DMA	Index in ICR to program	Description
28	38Сн	EXTINT11	Yes	28	External Interrupt 11
29	388н	EXTINT12	Yes	29	External Interrupt 12
30	384н	EXTINT13	Yes	30	External Interrupt 13
31	380н	EXTINT14	Yes	31	External Interrupt 14
32	37Сн	EXTINT15	Yes	32	External Interrupt 15
33	378н	CAN0	No	33	CAN Controller 0 (except MB96(F)34xAyy or MB96(F)34xCyy)
34	374н	CAN1	No	34	CAN Controller 1 (except MB96(F)34xAyy, MB96(F)34xCyy, MB96F345Dyy or MB96F345Fyy)
35	370н	PPG0	Yes	35	Programmable Pulse Generator 0
36	36Сн	PPG1	Yes	36	Programmable Pulse Generator 1
37	368н	PPG2	Yes	37	Programmable Pulse Generator 2
38	364н	PPG3	Yes	38	Programmable Pulse Generator 3
39	360н	PPG4	Yes	39	Programmable Pulse Generator 4
40	35Сн	PPG5	Yes	40	Programmable Pulse Generator 5
41	358н	PPG6	Yes	41	Programmable Pulse Generator 6
42	354н	PPG7	Yes	42	Programmable Pulse Generator 7
43	350н	PPG8	Yes	43	Programmable Pulse Generator 8
44	34Сн	PPG9	Yes	44	Programmable Pulse Generator 9
45	348н	PPG10	Yes	45	Programmable Pulse Generator 10
46	344н	PPG11	Yes	46	Programmable Pulse Generator 11
47	340н	PPG12	Yes	47	Programmable Pulse Generator 12
48	33Сн	PPG13	Yes	48	Programmable Pulse Generator 13
49	338н	PPG14	Yes	49	Programmable Pulse Generator 14
50	334н	PPG15	Yes	50	Programmable Pulse Generator 15
51	330н	RLT0	Yes	51	Reload Timer 0
52	32Сн	RLT1	Yes	52	Reload Timer 1
53	328н	RLT2	Yes	53	Reload Timer 2
54	324н	RLT3	Yes	54	Reload Timer 3

Interrupt vector table MB96(F)34x (3 of 4)

Vector number	Offset in vector ta-	Vector name	Cleared by DMA	Index in ICR to program	Description
55	320н	PPGRLT	Yes	55	Reload Timer 6 - dedicated for PPG
56	31Сн	ICU0	Yes	56	Input Capture Unit 0
57	318н	ICU1	Yes	57	Input Capture Unit 1
58	314н	ICU2	Yes	58	Input Capture Unit 2
59	310н	ICU3	Yes	59	Input Capture Unit 3
60	30Сн	ICU4	Yes	60	Input Capture Unit 4
61	308н	ICU5	Yes	61	Input Capture Unit 5
62	304н	ICU6	Yes	62	Input Capture Unit 6
63	300н	ICU7	Yes	63	Input Capture Unit 7
64	2FCн	OCU0	Yes	64	Output Compare Unit 0
65	2F8 _H	OCU1	Yes	65	Output Compare Unit 1
66	2F4н	OCU2	Yes	66	Output Compare Unit 2
67	2F0н	OCU3	Yes	67	Output Compare Unit 3
68	2ЕСн	OCU4	Yes	68	Output Compare Unit 4
69	2Е8н	OCU5	Yes	69	Output Compare Unit 5
70	2Е4н	OCU6	Yes	70	Output Compare Unit 6
71	2Е0н	OCU7	Yes	71	Output Compare Unit 7
72	2DC _H	FRT0	Yes	72	Free Running Timer 0
73	2D8н	FRT1	Yes	73	Free Running Timer 1
74	2D4н	IIC0	Yes	74	I2C interface
75	2D0н	IIC1	Yes	75	I2C interface
76	2ССн	ADC0	Yes	76	A/D Converter
77	2С8н	ALARM0	No	77	Alarm Comparator 0 (except MB96F345Dyy or MB96F345Fyy)
78	2С4н	ALARM1	No	78	Alarm Comparator 1 (except MB96F345Dyy or MB96F345Fyy)
79	2С0н	LINR0	Yes	79	LIN USART 0 RX
80	2ВСн	LINT0	Yes	80	LIN USART 0 TX
81	2В8н	LINR1	Yes	81	LIN USART 1 RX
82	2В4н	LINT1	Yes	82	LIN USART 1 TX

Interrupt vector table MB96(F)34x (4 of 4)

Vector number	Offset in vector ta-	Vector name	Cleared by DMA	Index in ICR to program	Description
83	2В0н	LINR2	Yes	83	LIN USART 2 RX
84	2АСн	LINT2	Yes	84	LIN USART 2 TX
85	2А8н	LINR3	Yes	85	LIN USART 3 RX
86	2А4н	LINT3	Yes	86	LIN USART 3 TX
87	2А0н	FLASH_A	No	87	Flash memory A (only Flash devices)
88	29Сн	FLASH_B	No	88	Flash memory B (only MB96F348T/H/C)
89	298н	LINR7	Yes	89	LIN USART 7 RX
90	294н	LINT7	Yes	90	LIN USART 7 TX
91	290н	LINR8	Yes	91	LIN USART 8 RX
92	28Сн	LINT8	Yes	92	LIN USART 8 TX
93	288н	LINR9	Yes	93	LIN USART 9 RX
94	284н	LINT9	Yes	94	LIN USART 9 TX
95	280н	RTC0	No	95	Real Timer Clock
96	27Сн	CAL0	No	96	Clock Calibration Unit
97	278н	DFLASH_A	Yes	97	Data Flash A (only MB96F345Fyy)

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- · Unused pins handling
- · External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- · Stabilization of power supply voltage
- · Serial communication
- · Handling of Data Flash

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2 \text{ k}\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


1. Single phase external clock

• When using a single phase external clock, X0 (X0A) pin must be driven and X1 (X1A) pin left open.



2. Opposite phase external clock

• When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



4. Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

5. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

It is required that all Vcc-level as well as all Vss-level power supply pins are at the same potential. If there is more than one Vcc or Vss level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μ F between Vcc and Vss as close as possible to Vcc and Vss pins.

7. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

8. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

9. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from $0.2\ V$ to $2.7\ V$.

11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13. Handling of Data Flash

The Data Flash requires different and additional control signals for parallel programming. Please check with your programming equipment maker for support of this interface.

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Barran et a	0	Ra	ting	11	Demod	
Parameter	Symbol	Min	Max	Unit	Remarks	
De la	Vcc	Vss - 0.3	Vss + 6.0	V		
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1	
AD Converter voltage references	AVRH, AVRL	Vss - 0.3	Vss + 6.0	٧	AVcc ≥ AVRH, AVcc ≥ AVRL, AVRH > AVRL, AVRL ≥ AVss	
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	Vi≤Vcc + 0.3V *2	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	Vo ≤ Vcc + 0.3V *2	
Maximum Clamp Current	ICLAMP	-4.0	+4.0	mA	Applicable to general purpose I/O pins *3	
Total Maximum Clamp Current	$\Sigma I_{\sf CLAMP} $	-	40	mA	Applicable to general purpose I/O pins *3	
"L" level maximum output current	lol1	-	15	mA	Normal outputs with driving strength set to 5mA	
"L" level average output current	lolav1	-	5	mA	Normal outputs with driving strength set to 5mA	
"L" level maximum overall output current	Σlol1	-	100	mA	Normal outputs	
"L" level average overall output current	Σ I OLAV1	-	50	mA	Normal outputs	
"H" level maximum output current	І он1	-	-15	mA	Normal outputs with driving strength set to 5mA	
"H" level average output current	lohav1	-	-5	mA	Normal outputs with driving strength set to 5mA	
"H" level maximum overall output current	ΣІон1	-	-100	mA	Normal outputs	
"H" level average overall output current	Σ lohav1	-	-50	mA	Normal outputs	
		-	430 ^{*5}	mW	T _A =105°C	
Permitted Power dissipation (Flash de-	Po	-	750 ^{*5}	mW	T _A =90°C	
vices in QFP package) *4	10	-	540 ^{*5}	mW	T _A =125°C, no Flash program/ erase *6	
		-	375 ^{*5}	mW	T _A =105°C	
Demonstrated Designations of the second		-	750 ^{*5}	mW	T _A =85°C	
Permitted Power dissipation (MB96F346/F347/F348 in LQFP package) *4	P _D	-	470 ^{*5}	mW	T _A =125°C, no Flash program/ erase *6	
		-	560 ^{*5}	mW	T _A =120°C, no Flash program/ erase *6	

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	Nemarks
		-	335*⁵	mW	T _A =105°C
		-	670 ^{*5}	mW	T _A =85°C
Permitted Power dissipation (MB96F345	_	-	840*5	mW	T _A =75°C
in LQFP package) *4	P _D	-	420 ^{*5}	mW	T _A =125°C, no Flash program/ erase *6
		-	590 ^{*5}	mW	T _A =115°C, no Flash program/ erase *6
Permitted Power dissipation (Mask ROM	Po	-	350	mW	T _A =105°C
devices) *4	FD	-	360	mW	T _A =125°C *6
		0	+70		MB96V300B
Operating ambient temperature	TA	-40	+105	∘C	
		-40	+125		*6
Storage temperature	Тѕтс	-55	+150	°C	

- *1: AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc neither when the power is switched on.
- *2: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/output voltages of standard ports depend on V_{CC}.
- *3: Applicable to all general purpose I/O pins (Pnn m)
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

• Sample recommended circuits:



*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports)

 $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)

lcc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.

IA is the analog current consumption into AVcc.

- *5: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *6: Please contact Fujitsu for reliability limitations when using under these conditions.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Oilit	Kemarks
Power supply voltage	Vcc	3.0	-	5.5	V	
Smoothing capacitor at C pin	Cs	3.5	4.7	15	μF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC characteristics

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Danamatan	Symbol	Pin	Condition	Value			11:4	Domonto
Parameter				Min	Тур	Max	Unit	Remarks
Input H voltage			CMOS Hysteresis 0.8/0.2 input se- lected	0.8 Vcc	-	Vcc + 0.3	V	Not available in MB96F345
			CMOS Hysteresis 0.7/0.3 input se-	0.7 Vcc	-	Vcc + 0.3	V	Vcc ≥ 4.5V
	ViH	Port inputs Pnn_m	lected	0.74 Vcc	-	Vcc + 0.3	V	Vcc < 4.5V
			AUTOMOTIVE Hysteresis input selected	0.8 Vcc	-	Vcc + 0.3	V	
			TTL input select- ed	2.0	-	Vcc + 0.3	V	Not available in MB96F345
	VIHX0F	X0	External clock in "Fast Clock Input mode"	0.8 Vcc	-	Vcc + 0.3	V	Not available in MB96F34xY/R/AxA
	VIHXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	Vcc + 0.3	V	
	VIHR	RSTX	-	0.8 Vcc	-	Vcc + 0.3	V	CMOS Hysteresis input
	Vінм	MD2-MD0	-	Vcc - 0.3	-	Vcc + 0.3	V	
Input L voltage	VIL	Port inputs	CMOS Hysteresis 0.8/0.2 input se- lected	Vss - 0.3	-	0.2 Vcc	V	Not available in MB96F345
			CMOS Hysteresis 0.7/0.3 input se- lected	V _{SS} - 0.3	-	0.3 Vcc	V	
	VIL	Pnn_m	AUTOMOTIVE Hysteresis input	Vss - 0.3	-	0.5 Vcc	V	Vcc ≥ 4.5V
			selected	Vss - 0.3	-	0.46 Vcc		Vcc < 4.5V
			TTL input select- ed	Vss - 0.3	-	0.8	V	Not available in MB96F345
	V _{ILX0F}	X0	External clock in "Fast Clock Input mode"	V _{SS} - 0.3	-	0.2 Vcc	V	Not available in MB96F34xY/R/AxA
	VILXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	Vss - 0.3	-	0.4	V	
	VILR	RSTX	-	Vss - 0.3	-	0.2 Vcc	V	CMOS Hysteresis input
	VILM	MD2-MD0	-	Vss - 0.3	-	Vss + 0.3	V	

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0$ V to 5.5V, $V_{SS} = AV_{SS} = 0$ V)

Doromotor	Cymbal	Din	Condition		Value		Unit	Remarks	
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
Output H voltage			4.5V ≤ Vcc ≤ 5.5V						
	V _{OH2}	Normal	Iон = -2mA	Vcc -			V	Driving strength set to 2mA	
	V OH2	outputs	3.0V ≤ Vcc < 4.5V	0.5	-	-	V	(PODR:OD=1)	
			Iон = -1.6mA					,	
			4.5V ≤ Vcc ≤ 5.5V						
	V _{OH5}	Normal	Iон = -5mA	Vcc -			V	Driving strength set to 5mA	
	V OH5	outputs	3.0V ≤ Vcc < 4.5V	0.5	-	-	V	(PODR:OD=0)	
			Iон = -3mA					,	
			4.5V ≤ Vcc ≤ 5.5V		-	-	V	I/O circuit type "N"	
	Vонз	3mA out-	Iон = -3mA	Vcc - 0.5					
	V OH3	puts	3.0V ≤ Vcc < 4.5V					70 circuit type 11	
			Iон = -2mA						
Output L voltage	V _{OL2}	Normal	4.5V ≤ Vcc ≤ 5.5V	_				Driving strength set to 2mA	
			IoL = +2mA		_	0.4	V		
	V OL2	outputs	3.0V ≤ Vcc < 4.5V	_	_	0.4		(PODR:OD=1)	
			IoL = +1.6mA					,	
			4.5V ≤ Vcc ≤ 5.5V						
	V _{OL5}	Normal	IoL = +5mA	_	_	0.4	V	Driving strength set to 5mA	
	V OLS	outputs	3.0V ≤ Vcc < 4.5V	_	_	0.4	\ \ \	(PODR:OD=0)	
			IoL = +3mA					,	
	V _{OL3}	3mA out-	3.0V ≤ Vcc ≤ 5.5V	_	_	0.4	V	I/O circuit type "N"	
	V OLS	puts	IoL = +3mA			0.1	L ,	" o on our typo 11	
			Vss < Vı < Vcc					Single port pin	
Input leak current	Iı∟	Pnn_m	AVss, AVRL < Vı < AVcc, AVRH	-1	-	+1	μΑ		
Dull un registence	Rup	Pnn_m,	$Vcc = 3.3V \pm 10\%$	40	100	160	kΩ		
Pull-up resistance	KUP	RSTX	$Vcc = 5.0V \pm 10\%$	25	50	100	kΩ		

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \text{ Vcc} = \text{AVcc} = 3.0 \text{V to } 5.5 \text{V}, \text{ Vss} = \text{AVss} = 0 \text{V})$

Deremeter	Cumbal	Condition (at T _A)			Value		Remarks	
Parameter	Symbol			Тур	Max	Unit	Remarks	
			+25°C	8	11	mA	MD00045/040	
			+125°C	8.5	13	1111/4	MB96345/346	
		PLL Run mode with CLKS1/2 = CLKB =	+25°C	15	20	mA	MB96F345	
		CLKP1 = 16MHz, CLKP2 = 8MHz	+125°C	16	23	IIIA	1010301 343	
		1 Flash/ROM wait state	+25°C	17	22	mA	MB96F346/F347/F348Y/	
		(CLKRC and CLKSC stopped)	+125°C	18.5	25.5	IIIA	R/Ayy	
			+25°C	16	21	mA	MB08E348T/H/CVB/C	
			+125°C	17.5	24.5	IIIA	MB96F348T/H/CyB/C	
	ICCPLL		+25°C	14	18	mA	MB96345/346	
		PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 32MHz, CLKP2 = 16MHz 2 Flash/ROM wait states (CLKRC and CLKSC stopped)	+125°C	14.5	20	ША		
			+25°C	23.5	29.5	mA	MB96F345	
Power supply current in Run			+125°C	25	32.5	111/		
modes*			+25°C	26	32	mA	MB96F346/F347/F348Y/ R/Ayy	
			+125°C	28	36			
			+25°C	25	31	mA	MDOCE240T/LUC: D/C	
			+125°C	27	35	1111/4	MB96F348T/H/CyB/C	
			+25°C	13	17	mA	MB96345/346	
			+125°C	13.5	19	1111/4	MB96345/346	
		PLL Run mode with $CLKS1/2 = 48MHz$,	+25°C	27	39	mΛ	MD06E24E	
		CLKB = CLKP1/2 = 24MHz	+125°C	29	42	mA	MB96F345	
		0 Flash/ROM wait states	+25°C	31	43	m ^	MB96F346/F347/F348Y/	
		(CLKRC and CLKSC stopped)	+125°C	33	47	mA	R/Ayy	
			+25°C	30	42	m^	MB96F348T/H/CyB/C	
			+125°C	32	46	mA	IVIDSUF3401/FI/CYD/C	

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0$ V to 5.5V, $V_{SS} = AV_{SS} = 0$ V)

Daramatar	Cumbal	Condition (at T _A)			Value		Remarks
Parameter	Symbol			Тур	Max	Unit	Remarks
		PLL Run mode with - CLKS1/2 = CLKB = CLKP1= 56MHz,	+25°C	24	29	^	MDOCO 45/0.40
			+125°C	24.5	31	mA	MB96345/346
		CLKP2 = 28MHz	+25°C	46	57	^	MB96F346/F347/F348Y/
		2 Flash/ROM wait states	+125°C	48	61	mA	R/Ayy
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	44	55	mA	MB96F348T/H/CyB/C
		1.90)	+125°C	46	59		101D901 3401/11/Cyb/C
		PLL Run mode with CLKS1/2 = 72MHz,	+25°C	38	51		
		CLKB = CLKP1 = 36MHz, CLKP2 = 18MHz				_	MB96F346/F347/F348Y/
		1 Flash wait state	+125°C	40	55	mA	R/Ayy
	ICCPLL	(CLKRC and CLKSC stopped. Core voltage at 1.9V)					
		PLL Run mode with CLKS1/2 = 80MHz, CLKB = CLKP1 = 40MHz, CLKP2 = 20MHz	+25°C	38	51		
Power supply					54		
current in Run modes*		1 Flash wait state	+125°C	40		mA	MB96F345
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)					
		PLL Run mode with CLKS1/2 = 96MHz, CLKB = CLKP1= 48MHz, CLKP2 = 24MHz	+25°C	24	28.5	mA	MB96345/346
			+125°C	24.5	30.5	ША	
		1 Flash/ROM wait state	+25°C	49	62		
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	51	66	mA	MB96F348T/H/CyB/C
			+25°C	2.3	3.3	m Λ	MD06245/246
		Main Run mode with CLKS1/2 = CLKB =	+125°C	2.8	5.3	mA	MB96345/346
		CLKP1/2 = 4MHz	+25°C	4	5	^	MB96F345
	ICCMAIN	1 Flash/ROM wait state	+125°C	4.6	7.2	mA	INIDSUF 343
		(CLKPLL, CLKSC and CLKRC stopped)	+25°C	4.5	5.5	mA	MD005040/5045/5045
			+125°C	5.2	8.5	IIIA	MB96F346/F347/F348

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0V$ to 5.5V, $V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Condition (at T _A)			Value		Remarks	
Parameter	Symbol			Тур	Max	Unit	Remarks	
			+25°C	1.5	2.5	m Λ	MB96345/346	
		RC Run mode with CLKS1/2 = CLKB =	+125°C	2	4.4	mA	WID90343/340	
	Ісскен	CLKP1/2 = 2MHz	+25°C	2.5	3.5	mA	MB96F345	
	ICCRCH	1 Flash/ROM wait state	+125°C	3.1	5.7	1111/4	INID90F343	
		(CLKMC, CLKPLL and CLKSC stopped)	+25°C	2.9	4	mA	MB96F346/F347/F348	
			+125°C	3.6	7	IIIA	WID90F340/F347/F340	
		RC Run mode with	+25°C	0.35	0.55	mA	MB96345/346	
		CLKS1/2 = CLKB = CLKP1/2 = 100kHz,	+125°C	0.75	2.3	IIIA	WB90343/340	
	ICCRCL	SMCR:LPMS = 0 1 Flash/ROM wait state	+25°C	0.18	0.3	mA	MB96F345	
Power supply current in Run		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.73	2.3			
			+25°C	0.4	0.6	mA	MB96F346/F347/F348	
			+125°C	0.95	3.4	,	WID90F340/F347/F340	
modes*		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 1 1 Flash/ROM wait state	+25°C	0.08	0.17	- mA	MB96345/346	
			+125°C	0.47	1.92		WID90343/340	
			+25°C	0.15	0.25	mA	MB96F345	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.7	2.25		IVIDOOI 040	
		regulator in low power mode, no Flash program-	+25°C	0.15	0.25	mA	MB96F346/F347/F348	
		ming/erasing allowed)	+125°C	0.7	3.05	1117 \	WIDSULS40/F341/F340	
		Sub Run mode with	+25°C	0.04	0.12	mA	MB96345/346	
		CLKS1/2 = CLKB = CLKP1/2 = 32kHz	+125°C	0.43	1.85		WID90343/340	
	Іссѕив	1 Flash/ROM wait state	+25°C	0.1	0.2	mA	MB96F345	
	10000	(CLKMC, CLKPLL and CLKRC stopped, no Flash	+125°C	0.65	2.2	, \	WID30F343	
		programming/erasing allowed)	+25°C	0.1	0.2	mA	MB96F346/F347/F348	
		151104)	+125°C	0.65	3	,	WD90F340/F347/F348	

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0$ V to 5.5V, $V_{SS} = AV_{SS} = 0$ V)

Parameter	Symbol	Condition (at T _A)		Value		Remarks	
Farameter	Syllibol	Condition (at 14)	Тур	Max	Unit	Remarks	
			+25°C	4	6	mA	MB96345/346
			+125°C	4.5	8		IMD30343/340
		PLL Sleep mode with	+25°C	4	6	mA	MB96F345
		CLKS1/2 = CLKP1 = 16MHz,	+125°C	4.7	8.5	1111/4	IMD90F343
		CLKP2 = 8MHz (CLKRC and CLKSC	+25°C	4	6	mA	MB96F346/F347/F348Y/
		stopped)	+125°C	4.7	9	1111/4	R/Ayy
			+25°C	4.7	6.7	mA	MR06E349T/H/CVR/C
			+125°C	5.5	9.7	IIIA	MB96F348T/H/CyB/C
	Iccspll	PLL Sleep mode with CLKS1/2 = CLKP1 = 32MHz, CLKP2 = 16MHz (CLKRC and CLKSC stopped)	+25°C	7.5	10	mA	MB96345/346
			+125°C	8	12	IIIA	
			+25°C	7	9.5	mA	MB96F345 MB96F346/F347/F348Y/ R/Ayy
Power supply			+125°C	7.7	12		
current in Sleep modes*			+25°C	7.5	10	mA	
			+125°C	8.4	13	1111/4	
			+25°C	8.5	11	mA	MB96F348T/H/CyB/C
			+125°C	9.5	14		1VID901 3461/11/Cyb/C
			+25°C	7.5	9.5	mA	MB96345/346
			+125°C	8	11.5		IVID90343/340
		PLL Sleep mode with	+25°C	7	9	mA	MR06E345
		CLKS1/2 = 48MHz, CLKP1/2 = 24MHz	+125°C	7.7	11.5		MB96F345
		(CLKRC and CLKSC	+25°C	7.5	9.5	mA	MB96F346/F347/F348Y/
		stopped)	+125°C	8.4	12.5	111/	R/Ayy
			+25°C	8.5	10.5	mA	MB96F348T/H/CyB/C
			+125°C	9.5	13.5	111/	171 170 171 170 JUN

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0V$ to 5.5V, $V_{SS} = AV_{SS} = 0V)$

		2 (Value		Daw	
Parameter	Symbol	Condition (at T _A)	Тур	Max	Unit	Remarks		
			+25°C	12.5	16	^	MD00045/040	
		PLL Sleep mode with	+125°C	13	18	mA	MB96345/346	
		CLKS1/2 = CLKP1= 56MHz, CLKP2 = 28MHz	+25°C	12.5	16	A	MB96F346/F347/F348Y/	
		(CLKRC and CLKSC stopped. Core voltage at	+125°C	13.5	19	mA	R/Ayy	
		1.9V)	+25°C	13.5	17	mA	MB96F348T/H/CyB/C	
			+125°C	14.5	20	1111/4	WB90F3481/11/CyB/C	
		PLL Sleep mode with CLKS1/2 = 72MHz,	+25°C	9.5	12.5			
		CLKP1 = 36MHz, CLKP2 = 18MHz	405°0			mA	MB96F346/F347/F348Y/ R/Ayy	
	ICCSPLL	(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	10.5	15.5			
		PLL Sleep mode with CLKS1/2 = 80MHz, CLKP1 = 40MHz, CLKP2 = 20MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	11	13.5		MB96F345	
Power supply current in Sleep						mA		
modes*			+125°C	11.7	16			
		PLL Sleep mode with CLKS1/2 = 96MHz, CLKP1= 48MHz, CLKP2 = 24MHz	+25°C	13	16	^	MB96345/346	
			+125°C	13.5	18	mA		
		(CLKRC and CLKSC	+25°C	15	18	m A	MD06E249T/LI/CVD/C	
		stopped. Core voltage at 1.9V)	+125°C	16	21	mA	MB96F348T/H/CyB/C	
			+25°C	1.3	1.8	m A	MP06245/246	
		Main Sleep mode with	+125°C	1.8	3.7	mA	MB96345/346	
	Iccsmain	CLKS1/2 = CLKP1/2 = 4MHz	+25°C	1	1.3	mA	MB96F345	
	ICCOMAIN	(CLKPLL, CLKSC and	+125°C	1.6	3.4	IIIA		
		CLKRC stopped)	+25°C	1.3	1.8	mA	MB96F346/F347/F348	
			+125°C	1.9	4.6	1111/4		

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \text{ Vcc} = \text{AVcc} = 3.0 \text{V to } 5.5 \text{V}, \text{ Vss} = \text{AVss} = 0 \text{V})$

Parameter	Parameter Symbol C		Condition (at T _A)		Value		Remarks
Farameter	Syllibol	Condition (at 14)	Тур	Max	Unit	Remarks	
			+25°C	0.8	1.4	mA	MB96345/346
		RC Sleep mode with	+125°C	1.3	3.2		IMD90343/340
	Iccsrch	CLKS1/2 = CLKP1/2 = 2MHz	+25°C	0.55	1.1	mA	MB96F345
	ICCSRCH	(CLKMC, CLKPLL and	+125°C	1.1	3.1	III/A	WB301 343
		CLKSC stopped)	+25°C	0.8	1.4	mA	MB96F346/F347/F348
			+125°C	1.4	4.2	III/X	NID301 340/1 341/1 340
			+25°C	0.3	0.5	mA	MB96345/346
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+125°C	0.7	2.3		IMB96345/346
	Iccsrcl	100kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.09	0.2	mA	MB96F345
			+125°C	0.59	2.2		
			+25°C	0.3	0.5	mA	MB96F346/F347/F348
Power supply current in Sleep			+125°C	0.8	3.3	,	ND301 340/1 341/1 340
modes*		RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 1	+25°C	0.05	0.14	mA	MB96345/346
			+125°C	0.44	1.9	III/X	1112000 10/0 10
			+25°C	0.05	0.15	mA	MB96F345
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.56	2.1	III/A	WB301 343
		regulator in low power mode)	+25°C	0.05	0.15	mA	MB96F346/F347/F348
		,	+125°C	0.56	2.9	III/A	1010001 040/1 041/1 040
			+25°C	0.04	0.12	mA	MB96345/346
		Sub Sleep mode with	+125°C	0.43	1.85	III/X	INID30343/340
	Іссssuв	CLKS1/2 = CLKP1/2 = 32kHz	+25°C	0.04	0.12	mA	MB96F345
	ICC990R	(CLKMC, CLKPLL and	+125°C	0.54	2.1	111/	WID90F345
		CLKRC stopped)	+25°C	0.04	0.12	mA	MB96F346/F347/F348
			+125°C	0.54	2.9		WID90F340/F347/F348

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0$ V to 5.5V, $V_{SS} = AV_{SS} = 0$ V)

Parameter	Symbol	Condition (at T.)			Value		Remarks
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
			+25°C	1.4	1.9	mA	MB96345/346
		PLL Timer mode with	+125°C	1.9	3.9	IIIA	WID90343/340
	Ісстри	CLKMC = 4MHz, CLKPLL = 48MHz	+25°C	1.3	1.8	mA	MB96F345
ICCIPI	ICCIPLL	(CLKRC and CLKSC	+125°C	1.9	4	11174	INID90F343
		stopped)	+25°C	1.5	2	mA	MB96F346/F347/F348
			+125°C	2.1	5	IIIA	WID90F340/F347/F340
			+25°C	0.35	0.5	mA	MB96345/346
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.7	2.3	11174	WID90343/340
Power supply current in Timer			+25°C	0.11	0.2	mA	MB96F345
modes*			+125°C	0.63	2.2	11174	WID90F343
			+25°C	0.35	0.5	mA	MB96F346/F347/F348
	Ісстмаіл		+125°C	0.85	3.3	1117	WID90F340/F347/F340
	ICCTMAIN		+25°C	0.08	0.15	mA	MB96345/346
		Main Timer mode with CLKMC = 4MHz,	+125°C	0.47	1.9		NID90343/340
		SMCR:LPMSS = 1	+25°C	0.08	0.15	mA	MB96F345
		(CLKPLL, CLKRC and CLKSC stopped. Voltage	+125°C	0.6	2.1	11174	INDSUF 343
		regulator in low power mode)	+25°C	0.08	0.15	mA	MB96F346/F347/F348
			+125°C	0.6	2.9	11174	WID90F340/F341/F340

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0V$ to 5.5V, $V_{SS} = AV_{SS} = 0V)$

Parameter Symb		O 1111 (-1 T)			Value		Dament -	
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks	
			+25°C	0.35	0.5	^	MD00045/040	
		RC Timer mode with CLKRC = 2MHz,	+125°C	0.7	2.3	mA	MB96345/346	
		SMCR:LPMSS = 0	+25°C	0.13	0.2	A	MD00F24F	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.63	2.2	mA	MB96F345	
		regulator in high power mode)	+25°C	0.35	0.5	mA	MB96F346/F347/F348	
	Ісстесн		+125°C	0.85	3.3		1010901 340/1 341/1 340	
iconcin	ICCTRCH		+25°C	0.07	0.15	mΛ	MB96345/346	
	RC Timer mode with CLKRC = 2MHz,	+125°C	0.46	1.9	mA	WID90343/340		
	SMCR:LPMSS = 1	+25°C	0.07	0.15	A	MB96F345		
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.6	2.1	mA	191001 040	
		regulator in low power mode)	+25°C	0.07	0.15	m Λ	MD06F246/F247/F249	
Power supply current in Timer			+125°C	0.6	2.9	mA	MB96F346/F347/F348	
nodes*			+25°C	0.3	0.45	mA	MB96345/346	
		RC Timer mode with CLKRC = 100kHz,	+125°C	0.65	2.2	IIIA	WID90343/340	
		SMCR:LPMSS = 0	+25°C	0.08	0.15	m A	MB96F345	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.58	2.1	mA	WID90F343	
		regulator in high power mode)	+25°C	0.3	0.45	mA	MB96F346/F347/F348	
	la arras		+125°C	0.8	3.2	IIIA	WID90F340/F347/F340	
	Icctrcl		+25°C	0.03	0.1	mA	MB96345/346	
		RC Timer mode with CLKRC = 100kHz,	+125°C	0.41	1.85	1111/4	WID90343/340	
		SMCR:LPMSS = 1	+25°C	0.03	0.1	mA	MB96F345	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.53	2.05	1111/4	INIDSOL 949	
		regulator in low power mode)	+25°C	0.03	0.1	mA	MB96F346/F347/F348	
			+125°C	0.53	2.85	1111/4	WIDSUF340/F347/F340	

 $(T_A = -40$ °C to 125°C, $V_{CC} = AV_{CC} = 3.0V$ to 5.5V, $V_{SS} = AV_{SS} = 0V)$

Danser	0	0			Value		D		
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks		
			+25°C	0.035	0.1	mA	MB96345/346		
			+125°C	0.42	1.85	1111/4	IMD90343/340		
Power supply current in Timer	Ісстѕив	Sub Timer mode with CLKSC = 32kHz	+25°C	0.035	0.1	mA	MB96F345		
modes*	ICCISOR	(CLKMC, CLKPLL and CLKRC stopped)	+125°C	0.53	2.05	1111/4	MD90F343		
			+25°C	0.035	0.1	mA	MB96F346/F347/F348		
			+125°C	0.53	2.85	IIIA	MD90F340/F347/F340		
			+25°C	0.02	0.08	mA	MB96345/346		
			+125°C	0.4	1.8	IIIA	IMB90343/340		
		VRCR:LPMB[2:0] = 110 _B	+25°C	0.02	0.08	mΛ	MB96F345		
		(Core voltage at 1.8V)	+125°C	0.52	2.0	mA	NID30F343		
			+25°C	0.02	0.08	mA	MB96F346/F347/F348		
Power supply current in Stop	Іссн		+125°C	0.52	2.8	IIIA	NID90F340/F347/F346		
Mode	Ю		+25°C	0.015	0.06	mA	MB96345/346		
			+125°C	0.3	1.4	1111/4	IMD90343/340		
		VRCR:LPMB[2:0] = 000 _B	+25°C	0.015	0.06	mA	MB96F345		
		(Core voltage at 1.2V)	+125°C	0.4	1.5	1111/4	MD90F343		
			+25°C	0.015	0.06	mA	MB96F346/F347/F348		
			+125°C	0.4	2.3	IIIA	MB90F340/F347/F340		
Power supply			+25°C	5	10	μА	MB96F345		
current for active Low Voltage de-	1	Low voltage detector en-	+125°C	7	20	μА	Must be added to all current above		
tector	Icclvd	abled (RČR:LVDE = 1)	+25°C	90	140		Other devices		
			+125°C	100	150	μA	Must be added to all current above		
Power supply current for active Clock modulator	Ісссьомо	Clock modulator enabled (CMCR:PDX = 1)	-	3	4.5	mA	Must be added to all current above		
Flash Write/	Iccflash	Current for one Flash module	-	15	40	mA	Must be added to all current above		
Erase current	I CCDFLASH	Current for one Data Flash module		10	20	mA	Must be added to all current above		

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Condition (at T _A)			Value		Remarks	
Farameter	Syllibol	Condition (at 14)			Typ Max Unit		Remarks	
Input capaci- tance	Cin	-	-	5	15	pF	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss	


^{*} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.


4. AC Characteristics

Source Clock timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Bananatan	0	D:		Value		1114	Barranta
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
			3	-	16	MHz	When using a crystal oscillator, PLL off
Clock frequency	fc	X0, X1	0	-	16	MHz	When using an opposite phase external clock, PLL off
			3.5	-	16	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Clock frequency	f FCI	X0	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F34xY/R/AxA), PLL off
Clock frequency	IFCI	XU	3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F34xY/R/AxA), PLL on
			32	32.768	100	kHz	When using an oscillation circuit
Clock frequency	fcL	X0A, X1A	0	- 100 kHz		kHz	When using an opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
Clock fraguency	f		50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	fcR	-	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	t rcstab	-	64 or	256 RC o	clock cyc	cles	Applied after any reset and when activating the RC oscillator. MB96F345: 256 cycles others 64 cycles
PLL Clock fre- quency	fcLKVCO	-	64	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL Phase Jitter	Tpskew	-	-		± 5	ns	For CLKMC (PLL input clock) ≥ 4MHz, jitter coming from external oscillator, crystal or resonator is not covered
Input clock pulse width	Pwh, Pwl	X0,X1	8	-	-	ns	Duty ratio is about 30% to 70%
Input clock pulse width	Pwhl, Pwll	X0A,X1A	5	-	-	μs	





Internal Clock timing


 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \text{ Vcc} = \text{AVcc} = 3.0 \text{V to } 5.5 \text{V}, \text{ Vss} = \text{AVss} = 0 \text{V})$

		С	ore Volta	ge Setting	gs		
Parameter	Symbol	1.	8V	1.9	9V	Unit	Remarks
		Min	Max	Min	Max		
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	0	92	0	96	MHz	Others than below
		0	86	0	96	MHz	MB96F348T/H/CxB/C
		0	72	0	80	MHz	MB96F345
		0	68	0	74	MHz	MB96F34xY/R/Axx
Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1)	fськв, fськр1	0	52	0	56	MHz	Others than below
		0	36	0	40	MHz	MB96F345
Internal peripheral clock frequency (CLKP2)	fclkp2	0	28	0	32	MHz	Others than below
		0	26	0	28	MHz	MB96F34xY/R/Axx

External Reset timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$


Parameter	Symbol Pin			Value		Unit	Remarks
Parameter	Syllibol	'''	Min	Тур	Max	Oilit	Nemarks
Reset input time	t RSTL	RSTX	500	-	-	ns	



Power On Reset timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Pin	Value			Unit	Remarks		
	Зуппоп	F III	Min	Тур	Max	Oilit	i/eiiidi k 3		
Power on rise time	t R	Vcc	0.05	-	30	ms			
Power off time	toff	Vcc	1	-	-	ms			




External Input timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \text{ Vcc} = \text{AVcc} = 3.0 \text{V to } 5.5 \text{V}, \text{ Vss} = \text{AVss} = 0 \text{V})$

Parameter	Symbol	Pin	Condition	Value		Unit	Used Pin input func-
rarameter	Symbol	FIII	Condition	Min	Max	Oilit	tion
		INTn(_R)		200		ns	External Interrupt
		NMI(_R)		200		115	NMI
	Pnn_m					General Purpose IO	
Input pulse	tinh	TINn(_R)	_	2*tclkp1 + 200 (tclkp1=1/			Reload Timer
width	tinh	TTGn(_R)					PPG Trigger input
		ADTG(_R)				ns	AD Converter Trigger
		FRCKn(_R)		fclkp1)			Free Running Timer external clock
		INn(_R)					Input Capture

Note: Relocated Resource Inputs have same characteristics



External Bus timing

Note: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Basic Timing

(Ta =
$$-40$$
 °C to $+125$ °C, Vcc = 5.0 V \pm 10% , Vss = 0.0 V, IOdrive = $5mA$, CL = $50pF$)

Parameter	Cumbal	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin	Condition	Min	Max	Unit	Remarks
	t cyc		_	25	_		
ECLK	tchcl	ECLK		tcyc/2-5	tcyc/2+5	ns	
	t clch			tcyc/2-5	tcyc/2+5		
	t снсвн			-20	20		
ECLK o	t CHCBL	CSn, UBX,		-20	20	ns	
UBX/ LBX / CSn time	t clcBH	LBX, ECLK		-20	20	1115	
	t CLCBL			-20	20		
	t chlh		_	-10	10	ns ns	
ECLK o ALE time	t CHLL	ALE, ECLK		-10	10		
LOLN -> ALL time	t CLLH	ALL, LOLK		-10	10		
	tclll			-10	10		
	t CHAV	A[23:16],		-15		ns	
ECLK → address valid time	t CLAV	ECLK		-15	15	115	
	t CLADV	AD[15:0],		-15	15	ns	
	t CHADV	ECLK		-15	15	115	
	t chrwh			-10	10		
ECLK → RDX /WRX time	t CHRWL	RDX, WRX, WRLX,WRHX,		-10	10	ns	
	tclrwh	ECLK		-10	10	115	
	t CLRWL			-10	10		

(Ta = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	PIII	Condition	Min	Max	Unit	Remarks
	t cyc			30	_		
ECLK	t chcL	ECLK	_	tcyc/2-8	tcyc/2+8	ns	
	t clch			tcyc/2-8	tcyc/2+8		
	t снсвн			-25	25		
ECLK o	t chcbl	CSn, UBX,		-25	25	ns	
UBX/ LBX / CSn time	t clcBH	LBX, ECLK	_	-25	25	115	
	t CLCBL			-25	25		
	t chlh		_	-15	15	ns	
ECLK → ALE time	t CHLL	ALE, ECLK		-15	15		
ECLK → ALE tille	t CLLH			-15	15	115	
	tclll			-15	15		
	t chav	A[23:16],		-20	20	ns	
ECLK → address valid time	t CLAV	ECLK	_	-20	20	115	
	t CLADV	AD[15:0],		-20	20	no	
	t CHADV	ECLK	_	-20	20	ns	
	t chrwh			-15	15		
ECLK → RDX /WRX time	t CHRWL	RDX, WRX, WRLX, WRHX,		-15	15	nc	
	t clrwh	ECLK	_	-15	15	ns	
	tclrwl			-15	15		



Bus Timing (Read)

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

_ ,	Sym-			Va	lue	11	
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
N.E. 1 .W			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 5	_		
ALE pulse width	tLHLL	ALE	EACL:STS=1	tcyc - 5	_	ns	
			EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 5	_		
			EACL:STS=0 and EACL:ACE=0	tcyc - 15	_		
		ALE A[22:46]	EACL:STS=1 and EACL:ACE=0	3tcyc/2 - 15	_	200	
	t avll	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=1	2tcyc – 15	_	ns	
Valid address ⇒ ALE ↓ time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 – 15	_		
-/ TIEL V IIIIO			EACL:STS=0 and EACL:ACE=0	tcvc/2 - 15	_		
	tapyu	ALE,AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcyc - 15	_	ns	
	LADVLL	ALL,AD[13.0]	EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 15		113	
			EACL:STS=1 and EACL:ACE=1	2tcyc – 15			
ALE ↓			EACL:STS=0	tcyc/2 - 15			
⇒ Address valid time	t LLAX	ALE, AD[15:0]	EACL:STS=1	-15	_	ns	
	tavrl	BDX 7133-181	EACL:ACE=0	3tcyc/2 - 15	_	ns	
Valid address ⇒ RDX↓time	LAVRL	RDX, A[23:16]	EACL:ACE=1	5tcyc/2 - 15	_	113	
→ NDX V time	t advrl	RDX, AD[15:0]	EACL:ACE=0	tcyc - 15	_	ns	
	LADVRL	NDX, AD[13.0]	EACL:ACE=1	2tcyc - 15	_	113	
	t avdv	A[23:16],	EACL:ACE=0	_	3tcyc – 55	ns	w/o cycle
Valid address → Valid data input	LAVDV	AD[15:0]	EACL:ACE=1		4tcyc – 55	113	extension
⇒ Valid data input	tanunu	AD[15:0]	EACL:ACE=0	_	5tcyc/2 - 55	ne	w/o cycle
	t advdv	AD[10.0]	EACL:ACE=1	_	7tcyc/2 – 55		extension
RDX pulse width	t RLRH	RDX	_	3 tcyc/2 – 5	_	ns	w/o cycle extension
RDX ↓ ⇒ Valid data input	t RLDV	RDX, AD[15:0]	_	_	3 tcyc/2 - 50	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]	_	0	_	ns	

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IO_{drive} = 5mA, CL = 50pF)


Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Remarks
raiailletei	bol	FIII	Conditions	Min	Max	Ullit	Remarks
Address valid \Rightarrow Data hold time	t AXDX	A[23:16], AD[15:0]	_	0	_	ns	
$RDX\!\!\uparrow \ \Rightarrow ALE\!\!\uparrow time$	t rhlh	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcyc/2 - 10	_	ns	
	KHLH	NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 10	_	113	
Valid address	t avch	A[23:16], ECLK		tcyc - 15		ns	
⇒ ECLK ↑ time	tadvch	AD[15:0], ECLK	_	tcyc/2 - 15		1115	
$RDX \downarrow \Rightarrow ECLK \uparrow time$	t RLCH	RDX, ECLK	_	tcyc/2 - 10		ns	
$ALE \downarrow \Rightarrow RDX \downarrow time$	tu si	ALE, RDX	EACL:STS=0	tcyc/2 - 10		ns	
IALE ↑ ⇒ KDV ↑ (IIII6	t llrl	ALE, NDA	EACL:STS=1	- 10	_	115	
ECLK↑ ⇒ Valid data input	t CHDV	AD[15:0], ECLK	_	_	tcyc - 50	ns	

(TA = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Sym-	Pin	Conditions	Val	ue	Unit	Remarks
Farameter	bol	PIII	Conditions	Min	Max	Ullit	Remarks
A. E. anda a middle			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 8	_		
ALE pulse width	tLHLL	ALE	EACL:STS=1	tcyc - 8	_	ns	
			EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 8	_		
			EACL:STS=0 and EACL:ACE=0	tcyc - 20	_		
	t avll	ALE, A[23:16],	EACL:STS=1 and EACL:ACE=0	3tcyc/2 - 20	_	- ns	
	L AVLL	ALL, A[23.10],	EACL:STS=0 and EACL:ACE=1	2tcyc – 20	_		
Valid address ⇒ ALE ↓ time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 - 20	_		
→ ALL ↓ line			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 20	_		
		ALE, AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcyc - 20	_] 	
	L ADVLL	ALE, AD[15.0]	EACL:STS=0 and EACL:ACE=1	3tcyc/2 - 20		ns	
			EACL:STS=1 and EACL:ACE=1	2tcyc – 20	_		
ALE ↓			EACL:STS=0	tcyc/2 - 20			
⇒ Address valid time	t llax	ALE, AD[15:0]	EACL:STS=1	-20	_	ns	

(TA = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Damanla
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
	t avrl	RDX, A[23:16]	EACL:ACE=0	3tcyc/2 - 20	_	ne	
Valid address ⇒ RDX ↓ time	LAVRL	KDX, A[23.10]	EACL:ACE=1	5tcyc/2 - 20	_	ns	
⇒ KDX ↓ time	t advrl	RDX, AD[15:0]	EACL:ACE=0	tcyc - 20	_	ns	
	L ADVRL	KDX, AD[15.0]	EACL:ACE=1	2tcyc - 20	_	115	
	tavov	A[23:16],	EACL:ACE=0	_	3tcyc - 60	ne	w/o cycle
Valid address ⇒ Valid data input	t avdv	. - +	EACL:ACE=1	_	4tcyc - 60	ns	extension
⇒ valid data iriput	+	AD[15:0]	EACL:ACE=0	_	5tcyc/2 - 60	20	w/o cycle extension
	t advdv	AD[15.0]	EACL:ACE=1	_	7tcyc/2 - 60	ns	
RDX pulse width	t rlrh	RDX	_	3tcyc/2 - 8	_	ns	w/o cycle extension
$RDX \downarrow \Rightarrow Valid data input$	t RLDV	RDX, AD[15:0]	_		3tcyc/2 - 55	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]		0		ns	
Address valid ⇒ Data hold time	taxdx	A[23:16]	_	0	_	ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	t RHLH	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcyc/2 – 15	_	ne	
RDX ⇒ ALE time	IKHLH	NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 15	_	ns	
Valid address	t avch	A[23:16], ECLK		tcyc - 20	_	no	
⇒ ECLK ↑ time	tadvch time tadvch tad		_	tcyc/2 - 20	_	ns	
$RDX \downarrow \Rightarrow ECLK \uparrow time$	t RLCH	RDX, ECLK	_	tcyc/2 - 15	_	ns	
$ALE \downarrow \Rightarrow RDX \downarrow time$	tu s	ALE, RDX	EACL:STS=0	tcyc/2 - 15	_	nc	
ALE ♦ ⇒ KDV ♦ IIIIIB	t llrl	ALE, KUA	EACL:STS=1	– 15	_	ns	
ECLK↑ ⇒ Valid data input	tchdv	AD[15:0], ECLK			tcyc - 55	ns	



Bus Timing (Write)

(TA = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IO_{drive} = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Max	Offic	Remarks
tavve	tavwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tcyc/2 – 15	_	ns	
Valid address ⇒ WRX ↓ time	LAVWL	A[23:16]	EACL:ACE=1	5tcyc/2 – 15	_	115	
tadvwl	4	WRX, WRLX, WRHX, AD[15:0]	EACL:ACE=0	tcyc - 15	_	no	
	LADVWL		EACL:ACE=1	2tcyc – 15		ns	
WRX pulse width	twLwH	WRX, WRXL, WRHX	_	tcyc – 5	_	ns	w/o cycle extension
Valid data output ⇒ WRX ↑ time	tоvwн	WRX, WRLX, WRHX, AD[15:0]	_	tcyc - 20	_	ns	w/o cycle extension

(T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)


Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	FIII	Condition	Min	Max	Offic	Remarks
WRX ↑ ⇒ Data hold time	t whox	WRX, WRLX, WRHX, AD[15:0]	_	tcyc/2 - 15	_	ns	
WRX ↑ ⇒ Address valid time	t whax	WRX, WRLX, WRHX, A[23:16]	_	teyc/2 - 15	_	ns	
WRX ↑ ⇒ ALE ↑ time		WRX, WRLX, Oth an	EBM:ACE=1 and EACL:STS=1	2tcyc - 10			
WRX ⇒ ALE time tw⊦	twнLн		other EBM:ACE and EACL:STS setting	tcyc – 10	_	ns	
$\begin{array}{c} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	t wLCH	WRX, WRLX, WRHX, ECLK	_	tcyc/2 - 10	_	ns	
$CSn \Rightarrow WRX time$	tcslwl	WRX, WRLX,	EACL:ACE=0		3tcyc/2 – 15	ns	
	ICSLWL	WRHX, CSn	EACL:ACE=1	_	5tcyc/2 – 15	113	
$WRX \Rightarrow CSn \text{ time}$	t whcsh	WRX, WRLX, WRHX, CSn	_	tcyc/2 - 15	_	ns	

(T_A = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Darameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Parameter	Symbol	PIII	Condition	Min	Max	Unit	Remarks
	tavwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tcyc/2 – 20	_	ns	
Valid address ⇒ WRX ↓ time tadvwL	LAVWL	A[23:16]	EACL:ACE=1	5tcyc/2 – 20	_	1115	
	ta Danas	WRX, WRLX, WRHX,	EACL:ACE=0	tcyc - 20	_	ns	
	LADVWL	AD[15:0]	EACL:ACE=1	2tcyc – 20	_	1115	
WRX pulse width	t wLWH	WRX, WRXL, WRHX	_	tcyc – 8	_	ns	w/o cycle extension
Valid data output ⇒ WRX ↑ time	tоvwн	WRX, WRLX, WRHX, AD[15:0]	_	tcyc - 25	_	ns	w/o cycle extension
WRX ↑ ⇒ Data hold time	twнox	WRX, WRLX, WRHX, AD[15:0]	_	tcyc/2 - 20	_	ns	
WRX ↑ ⇒ Address valid time	twhax	WRX, WRLX, WRHX, A[23:16]	_	tcyc/2 - 20	_	ns	

(Ta = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Max	Oilit	Remarks
$WRX \uparrow \Rightarrow ALE \uparrow time$ tw		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcyc – 15			
	twнLн	WRHX, ALE	other EBM:ACE and EACL:STS setting	tcyc – 15	_	ns	
$\begin{array}{c} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	t wLCH	WRX, WRLX, WRHX, ECLK	_	tcyc/2 - 15	_	ns	
CSn ⇒ WRX time		WRX, WRLX,	EACL:ACE=0		3tcyc/2 – 20	ns	
i c	tcslwl	WRHX, CSn	EACL:ACE=1	_	5tcyc/2 – 20	113	
$WRX \Rightarrow CSn \text{ time}$	t whcsh	WRX, WRLX, WRHX, CSn	_	tcyc/2 - 20	_	ns	



Ready Input Timing


(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, IOdrive = 5mA, CL = 50pF)

Parameter	Symbol	ol Pin	Test	Rated	Value	Units	Remarks	
Parameter	Symbol	PIII	Condition	Min	Max	Ullits	Remarks	
RDY setup time	t RYHS	RDY		35	_	ns		
RDY hold time	t RYHH	RDY		0		ns		

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +125 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.0 \, \text{to } 4.5\text{V}, \, \text{Vss} = 0.0 \, \text{V}, \, \text{IO}_{\text{drive}} = 5\text{mA}, \, \text{CL} = 50\text{pF})$

Parameter	Symbol	Pin	Test	Rated	Value	Units	Remarks	
Parameter	Symbol	FIII	Condition	Min	Max	Ullits	i/eiiiai k2	
RDY setup time	t RYHS	RDY		45	_	ns		
RDY hold time	t ryhh	RDY		0		ns		

Note: If the RDY setup time is insufficient, use the auto-ready function.




Hold Timing

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +125 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, IO_{drive} = 5 \text{mA}, \, C_L = 50 \text{pF})$

Parameter	Symbol Pin		Condition	Va	lue	Units	Remarks
rarameter	Syllibol	FIII	Condition	Min	Max	Offics	Remarks
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc - 20	tcyc + 20	ns	
HAKX $^{\uparrow}$ time ⇒ Pin valid time	t hahv	HAKX		tcyc - 20	tcyc + 20	ns	

(T_A = -40 °C to +125 °C, Vcc = 3.0 to 4.5V, Vss = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Parameter	Symbol Pin C		Condition	Va	lue	Units	Remarks
	Syllibol	FIII	Condition	Min	Max	Offics	Remarks
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc - 25	tcyc + 25	ns	
HAKX ↑ time ⇒ Pin valid time	t hahv	HAKX		tcyc - 25	tcyc + 25	ns	



USART timing


WARNING: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Parameter	Symbol Pin		Condition	Vcc = AV		Vcc = AVc to 4	Unit	
				Min	Max	Min	Max	
Serial clock cycle time	tscycı	SCKn		4 tclkp1	_	4 tclkp1		ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t sLOVI	SCKn, SOTn		-20	+20	-30	+30	ns
$\begin{array}{c} SOT \to SCK \uparrow delay \\ time \end{array}$	t ovshi	SCKn, SOTn	Internal Shift Clock Mode	N*tclkp1 - 20 *1	_	N*tclkp1 - 30 *1	_	ns
Valid SIN → SCK \uparrow	t ıvsнı	SCKn, SINn		tclkp1 + 45	_	tclkp1 + 55	_	ns
$\begin{array}{c} SCK \uparrow \to Valid \; SIN \\ hold \; time \end{array}$	t shixi	SCKn, SINn		0	_	0	_	ns
Serial clock "L" pulse width	t slshe	SCKn		tclkp1 + 10	_	tclkp1 + 10	_	ns
Serial clock "H" pulse width	t shsle	SCKn		tclkp1 + 10	_	tclkp1 + 10	_	ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	tslove	SCKn, SOTn	External Shift	_	2 tclkp1 + 45	_	2 tclkp1 + 55	ns
Valid SIN → SCK ↑	t ivshe	SCKn, SINn	Clock Mode	tclkp1/2 + 10	_	tclkp1/2+	_	ns
$\begin{array}{c} SCK \uparrow \to Valid \; SIN \\ hold \; time \end{array}$	t shixe	SCKn, SINn		tclkp1 + 10	_	tclkp1 + 10	_	ns
SCK fall time	t FE	SCKn			20	_	20	ns
SCK rise time	t re	SCKn			20		20	ns

Notes: • AC characteristic in CLK synchronized mode.

- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96300 Super series HARDWARE MANUAL"
- tclkp1 is the cycle time of the peripheral clock 1 (CLKP1), Unit: ns
- *1: Parameter N depends on tscycl and can be calculated as follows:
 - if tscycl = 2*k*tclkp1, then N = k, where k is an integer > 2
 - if tscycl = (2*k+1)*tclkp1, then N = k+1, where k is an integer > 1 Examples:

t scycı	N
4*tclkp1	2
5*tclkp1, 6*tclkp1	3
7*t сLКР1, 8*t СLКР1	4






I²C Timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Paramatar	Cumb al	Standard-r	node	Fast-mo	de*1	Unit
Parameter	Symbol	Min	Max	Min	Max	Unit
SCL clock frequency	fscL	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t HDSTA	4.0		0.6	_	μs
"L" width of the SCL clock	t LOW	4.7		1.3	_	μs
"H" width of the SCL clock	t HIGH	4.0		0.6	_	μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	4.7		0.6	_	μs
Data hold time SCL↓→SDA↓↑	t hddat	0	3.45	0	0.9	μs
Data set-up time SDA↓↑→SCL↑	t sudat	250		100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	t susto	4.0		0.6	_	μs
Bus free time between a STOP and START condition	t BUS	4.7		1.3	_	μs
Output fall time from 0.7*Vcc to 0.3*Vcc with a bus capacitance from 10 pF to 400 pF	t of	20 + 0.1*C _b * ²	250	20 + 0.1*C _b *2	250	ns
Capacitive load for each bus line	Сь	_	400	_	400	pF
Pulse width of spikes which will be sup- pressed by input noise filter	t sp	n/a	n/a	0	1*tclkp1*3	ns

^{*1 :} For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.

^{*3:} tclkP1 is the cycle time of the periperal clock CLKP1.



- Voн = 0.7 * Vcc
- VoL = 0.3 * Vcc
- CMOS Hysteresis 0.7/0.3 input selected

^{*2 :} C_b = capacitance of one bus line in pF.

5. Analog Digital Converter

(T_A = -40 °C to +125 °C, $3.0 \text{ V} \le \text{AVRH}$ - AVRL, Vcc = AVcc = 3.0 V to 5.5 V, Vss = AVss = 0 V)

		. D'		Value			Damania
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	-	-	± 3	LSB	
Nonlinearity error	-	-	-	-	± 2.5	LSB	
Differential nonlinearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	Vот	ANn	AVRL - 1.5 LSB	AVRL+ 0.5 LSB	AVRL+ 2.5 LSB	٧	
Full scale transition voltage	V _{FST}	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH+ 0.5 LSB	V	
Compare time	_	_	1.0	-	16,500	μs	4.5V ≤ AVcc ≤ 5.5V
Compare time	-	_	2.0	-	-	μs	3.0V ≤ AVcc < 4.5V
Sampling time	_	_	0.5	-	-	μs	4.5V ≤ AVcc ≤ 5.5V
Sampling time	-	-	1.2	-	-	μs	3.0V ≤ AVcc < 4.5V
Analog input leakage current (during conver-	lain	Iain ANn	-1	-	+1	μΑ	T _A ≤ 105 °C, AVss, AVRL < V _I < AVcc, AVRH
sion)	TAIN ANTI	AINII	-1.2	-	+1.2	μΑ	105 °C < T _A ≤ 125 °C, AVss, AVRL < V _I < AVcc, AVRH
Analog input voltage range	Vain	ANn	AVRL	-	AVRH	٧	
Reference voltage	AVRH	AVRH/ AVRH2	0.75 AVcc	-	AVcc	٧	
range	AVRL	AVRL	AVss	-	0.25 AVcc	٧	
	lΑ	AVcc	-	2.5	5	mA	A/D Converter active
Power supply current	І ан	AVcc	-	-	5	μА	A/D Converter not operated
Reference voltage cur-	l _R	AVRH/ AVRL	-	0.7	1	mA	A/D Converter active
rent	I RH	AVRH/ AVRL	-	-	5	μА	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.

<u>Total error</u>: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.


Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

<u>Differential nonlinearity error:</u> Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.

Total error



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$


$$1 \text{ LSB} = \text{ (Ideal value)} \frac{\text{AVRH} - \text{AVRL}}{1024} \text{ [V]}$$

N: A/D converter digital output value


Vot (Ideal value) = AVRL + 0.5 LSB [V]

V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N-1) to N.



Differential nonlinearity error



Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + V_{OT}\}}{1 \text{ LSB}}$$
 [LSB]

Differential nonlinearity error of digital output N =
$$\frac{V(N+1) T - V_{NT}}{1 LSB}$$
 -1 LSB [LSB]

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$


N : A/D converter digital output value

 V_{OT} : Voltage at which digital output transits from "000H" to "001H." V_{FST} : Voltage at which digital output transits from "3FEH" to "3FFH."

Accuracy and setting of the A/D Converter sampling time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{cc} voltage level. The following replacement model can be used for the calculation:



Rext: external driving impedance

 C_{ext} : capacitance of PCB at A/D converter input C_{IN} : capacitance of MCU input pin: 15pF (max)

Radc: resistance within MCU: 2.6k Ω (max) for $4.5 V \le AV_{cc} \le 5.5 V$

 $12k\Omega$ (max) for $3.0V \le AV_{cc} < 4.5V$

CADC: sampling capacitance within MCU: 10pF (max)

The sampling time should be set to minimum " 7τ ". The following approximation formula for the replacement model above can be used:


$$T_{\text{samp}} [min] = 7 \times (R_{\text{ext}} \times (C_{\text{ext}} + C_{\text{IN}}) + (R_{\text{ext}} + R_{\text{ADC}}) \times C_{\text{ADC}})$$

- Do not select a sampling time below the absolute minimum permitted value (0.5 μ s for 4.5V \leq AV $_{cc} \leq$ 5.5V; 1.2 μ s for 3.0V \leq AV $_{cc} <$ 4.5V).
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin. In this case the internal sampling capacitance C_{ADC} will be charged out of this external capacitance.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.

6. Alarm Comparator

 $(T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, V_{CC} = AV_{CC} = 3.0V \, -5.5V, \, V_{SS} = AV_{SS} = 0V)$

Damana tan	0	D:		Value	I In:	D	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
	I a5almF		-	25	45	μА	Alarm comparator enabled in fast mode (one channel)
Power supply current	I A5ALMS	AVcc	-	7	13	μА	Alarm comparator enabled in slow mode (one channel)
	I A5ALMH		-	-	5	μА	Alarm comparator disabled
ALARM pin input cur-	Ialin		-1	-	+1	μΑ	T _A = 25 °C
rent	IALIN		-3	-	+3	μΑ	T _A = 125 °C
ALARM pin input volt- age range	Valin		0	-	AVcc	V	
External low threshold high->low transition	VEVTL(H->L)		0.36 * AVcc -0.25	0.36 * AVcc -0.1	-	V	
External low threshold low->high transition	VEVTL(L->H)		-	0.36*AVcc +0.1	0.36 * AVcc +0.25	V	INTREE
External high threshold high->low transition	VEVTH(H->L)		0.78 * AVcc -0.25	0.78*AVcc -0.1	-	V	INTREF = 0
External high threshold low->high transition	VEVTH(L->H)			0.78*AVcc +0.1	0.78 * AVcc +0.25	V	
Internal low threshold high->low transition	VIVTL(H->L)	ALARMO,	0.9	1.1	-	V	
Internal low threshold low->high transition	VIVTL(L->H)	ALARM1	-	1.3	1.55	V	INTREF = 1
Internal high threshold high->low transition	VIVTH(H->L)		2.2	2.4	-	٧	INTREF = I
Internal high threshold low->high transition	VIVTH(L->H)		-	2.6	2.85	V	
Switching hysteresis	V _{HYS}		50	-	300	mV	
Comparison time	t COMPF		-	0.1	1	μs	CMD = 1 (fast)
	t comps		-	1	10	μs	CMD = 0 (slow)
Power-up stabilization time after enabling alarm comparator	t PD		-	1	10	ms	Threshold levels specified above are not guaranteed
Slow/Fast mode transition time	tсмD		-	100	500	μs	within this time



7. Low Voltage Detector characteristics

 $(T_A = -40 \, ^{\circ}\text{C to} + 125 \, ^{\circ}\text{C}, \, V_{cc} = AV_{cc} = 3.0 \, \text{V} - 5.5 \, \text{V}, \, V_{ss} = AV_{ss} = 0 \, \text{V})$

Parameter	arameter Symbol		ıe *1	Valu	ıe *2	Unit	Remarks
Parameter	Syllibol	Min	Max	Min	Max	Onit	Remarks
Stabilization time	TLVDSTAB	-	75	-	110	μs	After power-up or change of detection level
Level 0	VDL0	2.7	2.9	2.5	2.9	V	CILCR:LVL[3:0]="0000"
Level 1	V _{DL1}	2.9	3.1	2.8	3.2	V	CILCR:LVL[3:0]="0001"
Level 2	V _{DL2}	3.1	3.3	3	3.4	V	CILCR:LVL[3:0]="0010"
Level 3	V _{DL3}	3.5	3.75	3.35	3.8	V	CILCR:LVL[3:0]="0011"
Level 4	V _{DL4}	3.6	3.85	3.5	3.95	V	CILCR:LVL[3:0]="0100"
Level 5	V _{DL5}	3.7	3.95	3.6	4.1	V	CILCR:LVL[3:0]="0101"
Level 6	V _{DL6}	3.8	4.05	3.7	4.2	V	CILCR:LVL[3:0]="0110"
Level 7	V _{DL7}	3.9	4.15	3.8	4.3	V	CILCR:LVL[3:0]="0111"
Level 8	V _{DL8}	4.0	4.25	3.9	4.4	V	CILCR:LVL[3:0]="1000"
Level 9	V _{DL9}	4.1	4.35	3.95	4.5	V	CILCR:LVL[3:0]="1001"
Level 10	V _{DL10}	not i	used	not	used		
Level 11	V _{DL11}	not u	used	not	not used		
Level 12	V _{DL12}	not u	used	2.6 3		V	CILCR:LVL[3:0]="1100"
Level 13	V _{DL13}	not u	used	not used			
Level 14	V _{DL14}	not u	used	not used			
Level 15	V _{DL15}	not (used	not used			

^{*1:} valid for all devices except devices listed under "*2"

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.


For correct detection, the slope of the voltage level must satisfy $\left|\frac{dV}{dt}\right| \leq 0.004 \frac{V}{\mu s}$. Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of "Level 0" (VDLO_MIN). The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

^{*2:} valid for: MB96F345

Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



8. FLASH memory program/erase characteristics

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Value			Unit	Remarks	
Farameter	Min	Тур	Max	Offic	Kemarks	
Sector erase time	_	0.9	3.6	s	Without erasure pre-program-	
Program/Data Flash (Main Flash)		0.0	0.0		ming time	
Sector erase time	-	0.5	2	s	Without erasure pre-program- ming time	
Data Flash	-	0.8	3.6	S	Including erasure pre-program- ming time	
Chip erase time		*0.0	*0.0	_	Without erasure pre-program-	
Program/Data Flash (Main Flash)	-	n*0.9	n*3.6	S	ming time (n is the number of Flash sector of the device)	
Chip erase time	-	2.5	10	S	Without erasure pre-program- ming time	
Data Flash	-	3.7	16.4	s	Including erasure pre-programming time	
Word (16-bit width) programming time		23	370	us	Without overhead time for sub-	
Program/Data Flash (Main Flash)	-	23	370	us	mitting write command	
Byte (8-bit width) programming time		15	100		Without overhead time for sub-	
Data Flash	-	15	100	us	mitting write command	
Program/Erase cycle	10 000	-	-	cycle	100 000 Program/Erase cycles are under evaluation by Fujitsu Microelectronics	
Flash data retention time	20	-	-	year	*1	

^{*1:} This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

■ EXAMPLE CHARACTERISTICS

1. Temperature dependency of power supply currents

The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes.

Common condition for all operation modes:

- $V_{CC} = AV_{CC} = 5.0V$
- Main clock = 4MHz external clock
- Sub clock = 32kHz external clock

Operation mode details:


Mode name	Details
PLL Run 56	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = 56MHz • f _{CLKP2} = 28MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 2 Flash/ROM wait states (MTCRA=233A _H) • RC oscillator and Sub oscillator stopped
PLL Run 48	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 96MHz • f _{CLKB} = f _{CLKP1} = 48MHz • f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped
PLL Run 40	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 80MHz • f _{CLKB} = f _{CLKP1} = 40MHz • f _{CLKP2} = 20MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped
PLL Run 36	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 72MHz • f _{CLKB} = f _{CLKP1} = 36MHz • f _{CLKP2} = 18MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • 1 Flash/ROM wait states (MTCRA=6B09 _H) • RC oscillator and Sub oscillator stopped

Mode name	Details
PLL Run 24	PLL Run mode current I _{CCPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 48MHz • f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • 0 Flash/ROM wait states (MTCRA=2208 _H) • RC oscillator and Sub oscillator stopped
Main Run	Main Run mode current I _{CCMAIN} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • 1 Flash/ROM wait states (MTCRA=0239 _H) • PLL, RC oscillator and Sub oscillator stopped
RC Run 2M	RC Run mode current I _{CCRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 2MHz Regulator in High Power Mode Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) 1 Flash/ROM wait states (MTCRA=0239 _H) PLL, Main oscillator and Sub oscillator stopped
RC Run 100k	RC Run mode current I _{CCRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) 1 Flash/ROM wait states (MTCRA=0239 _H) PLL, Main oscillator and Sub oscillator stopped
Sub Run	Sub Run mode current I _{CCSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKB} = f _{CLKP1} = f _{CLKP2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • 1 Flash/ROM wait states (MTCRA=0239 _H) • PLL, RC oscillator and Main oscillator stopped
PLL Sleep 56	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = 56MHz • f _{CLKP2} = 28MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped


Mode name	Details
PLL Sleep 48	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 96MHz • f _{CLKP1} = 48MHz • f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 40	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 80MHz • f _{CLKP1} = 40MHz • f _{CLKP2} = 20MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 36	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 72MHz • f _{CLKP1} = 36MHz • f _{CLKP2} = 18MHz • Regulator in High Power Mode • Core voltage at 1.9V (VRCR:HPM[1:0] = 11 _B) • RC oscillator and Sub oscillator stopped
PLL Sleep 24	PLL Sleep mode current I _{CCSPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 48MHz • f _{CLKP1} = f _{CLKP2} = 24MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • RC oscillator and Sub oscillator stopped
Main Sleep	Main Sleep mode current I _{CCSMAIN} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 4MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • PLL, RC oscillator and Sub oscillator stopped
RC Sleep 2M	RC Sleep mode current I _{CCSRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 2MHz Regulator in High Power Mode Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) PLL, Main oscillator and Sub oscillator stopped
RC Sleep 100k	RC Sleep mode current I _{CCSRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped

Mode name	Details
Sub Sleep	Sub Sleep mode current I _{CCSSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = f _{CLKP1} = f _{CLKP2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • PLL, RC oscillator and Main oscillator stopped
PLL Timer 48	PLL Timer mode current I _{CCTPLL} with the following settings: • f _{CLKS1} = f _{CLKS2} = 48MHz • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = 10 _B) • RC oscillator and Sub oscillator stopped
Main Timer	 Main Timer mode current I_{CCTMAIN} with the following settings: f_{CLKS1} = f_{CLKS2} = 4MHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110_B) PLL, RC oscillator and Sub oscillator stopped
RC Timer 2M	RC Timer mode current I _{CCTRCH} with the following settings: RC oscillator set to 2MHz (CKFCR:RCFS = 1) f _{CLKS1} = f _{CLKS2} = 2MHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped
RC Timer 100k	RC Timer mode current I _{CCTRCL} with the following settings: RC oscillator set to 100kHz (CKFCR:RCFS = 0) f _{CLKS1} = f _{CLKS2} = 100kHz Regulator in Low Power Mode A (SMCR:LPMSS = 1) Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) PLL, Main oscillator and Sub oscillator stopped
Sub Timer	Sub Timer mode current I _{CCTSUB} with the following settings: • f _{CLKS1} = f _{CLKS2} = 32kHz • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8V (VRCR:LPMA[2:0] = 110 _B) • PLL, RC oscillator and Main oscillator stopped
Stop 1.8V	Stop mode current I _{CCH} with the following settings: Regulator in Low Power Mode B (by hardware) Core voltage at 1.8V (VRCR:LPMB[2:0] = 110 _B)
Stop 1.2V	Stop mode current I _{CCH} with the following settings: Regulator in Low Power Mode B (by hardware) Core voltage at 1.2V (VRCR:LPMB[2:0] = 000 _B)


MB96345/346 PLL Run and Sleep mode currents




MB96345/346 operation modes with medium currents




MB96345/346 Low power mode currents




MB96F345 PLL Run and Sleep mode currents




MB96F345 operation modes with medium currents




MB96F345 Low power mode currents




MB96F346/F347/F348Y/R/A PLL Run and Sleep mode currents




MB96F346/F347/F348Y/R/A operation modes with medium currents




MB96F346/F347/F348Y/R/A Low power mode currents




MB96F348T/H/C PLL Run and Sleep mode currents



MB96F348T/H/C operation modes with medium currents



MB96F348T/H/C Low power mode currents




2. Frequency dependency of power supply currents in PLL Run mode

The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash timing settings.


Measurement conditions:

- $V_{CC} = AV_{CC} = 5.0V$
- Ta = 25°C
- f_{CLKS1} = f_{CLKB} or f_{CLKS1} = 2*f_{CLKB} as described in diagram
- f_{CLKS2} = f_{CLKS1}
- f_{CLKP1} = f_{CLKB}
- $f_{CLKP2} = f_{CLKB}/2$
- Core voltage at 1.8V (VRCR:HPM[1:0] = 10_B) or 1.9V (VRCR:HPM[1:0] = 11_B) as described in diagram
- Main clock = 4MHz external clock
- Flash memory timing settings:
 - MTCRA=2128_H/2208_H (0 Flash wait states, f_{CLKS1} = 2*f_{CLKB})
 - MTCRA=0239_H/2129_H (1 Flash wait state, f_{CLKS1} = f_{CLKB})
 - MTCRA= $4C09_H/6B09_H$ (1 Flash wait state, $f_{CLKS1} = 2*f_{CLKB}$)
 - MTCRA=233A_H (2 Flash wait states, f_{CLKS1} = f_{CLKB})
- Average Flash access rate (number of read accesses to the Flash per CLKB clock cycle, no buffer hit):
 - 0 Flash wait states: 0.5
 - 1 Flash wait states: 0.33
 - 2 Flash wait states: 0.25


MB96F345 PLL Run mode currents



MB96F346/F347/F348Y/R/A PLL Run mode currents




MB96F348T/H/C PLL Run mode currents



■ PACKAGE DIMENSION MB96(F)34x LQFP 100P


100-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.65 g
(FPT-100P-M20)	Code (Reference)	P-LFQFP100-14×14-0.50



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ PACKAGE DIMENSION MB96(F)34x QFP 100P

100-pin plastic QFP	Lead pitch	0.65 mm
	Package width × package length	14.00 mm × 20.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	3.35 mm MAX
	Code (Reference)	P-QFP100-14×20-0.65
(FPT-100P-M22)		



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ ORDERING INFORMATION

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96345YSA PQC-GSE2*1		No	Yes	
MB96345RSA PQC-GSE2*1		INO	No	100 pin Plastic QFP
MB96345YWA PQC-GSE2*1		Yes	Yes	(FPT-100P-M22)
MB96345RWA PQC-GSE2*1	ROM (160KB)	162	No	
MB96345YSA PMC-GSE2*1	ROW (160KB)	No	Yes	
MB96345RSA PMC-GSE2*1		INO	No	100 pin Plastic LQFP
MB96345YWA PMC-GSE2*1		Yes	Yes	(FPT-100P-M20)
MB96345RWA PMC-GSE2*1		162	No	
MB96346YSA PQC-GSE2*1		No	Yes	
MB96346RSA PQC-GSE2*1		INO	No	100 pin Plastic QFP
MB96346YWA PQC-GSE2*1		Yes	Yes	(FPT-100P-M22)
MB96346RWA PQC-GSE2*1	ROM (288KB)	162	No	
MB96346YSA PMC-GSE2*1	NOW (200ND)	No	Yes	
MB96346RSA PMC-GSE2*1		INO	No	100 pin Plastic LQFP
MB96346YWA PMC-GSE2*1		Yes	Yes	(FPT-100P-M20)
MB96346RWA PMC-GSE2*1		162	No	
MB96F345FSB PQC-GSE2*1		No	Yes	
MB96F345DSB PQC-GSE2*1		INO	No	100 pin Plastic QFP
MB96F345FWB PQC-GSE2*1		Yes	Yes	(FPT-100P-M22)
MB96F345DWB PQC-GSE2 *1	Flash A (160KB)	res	No	
MB96F345FSB PMC-GSE2*1	Data Flash A (64KB)	No	Yes	
MB96F345DSB PMC-GSE2*1		INO	No	100 pin Plastic LQFP
MB96F345FWB PMC-GSE2*1		Yes	Yes	(FPT-100P-M20)
MB96F345DWB PMC-GSE2*1		162	No	

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F346YSB PQC-GSE2		No	Yes	
MB96F346RSB PQC-GSE2		INO	No	100 pin Plastic QFP
MB96F346YWB PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F346RWB PQC-GSE2		165	No	
MB96F346YSB PMC-GSE2		No	Yes	
MB96F346RSB PMC-GSE2		INO	No	100 pin Plastic LQFP
MB96F346YWB PMC-GSE2		Yes	Yes	(FPT-100P-M20)
MB96F346RWB PMC-GSE2	Flash A (288KB)	162	No	
MB96F346YSC PQC-GSE2*1	riasii A (200ND)	No	Yes	400 min Dinatio OFD
MB96F346RSC PQC-GSE2*1		INO	No	100 pin Plastic QFP (FPT-100P-M22)
MB96F346YWC PQC-GSE2*1		Yes	Yes	(
MB96F346RWC PQC-GSE2*1		162	No	
MB96F346YSC PMC-GSE2*1		No	Yes	400 sis Blacks LOED
MB96F346RSC PMC-GSE2*1		INO	No	100 pin Plastic LQFP (FPT-100P-M20)
MB96F346YWC PMC-GSE2*1		Yes	Yes	(
MB96F346RWC PMC-GSE2*1		162	No	
MB96F347YSB PQC-GSE2		No	Yes	
MB96F347RSB PQC-GSE2		INO	No	100 pin Plastic QFP
MB96F347YWB PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F347RWB PQC-GSE2		res	No	
MB96F347YSB PMC-GSE2		No	Yes	
MB96F347RSB PMC-GSE2		INO	No	100 pin Plastic LQFP
MB96F347YWB PMC-GSE2		Vaa	Yes	(FPT-100P-M20)
MB96F347RWB PMC-GSE2		Yes	No	
MB96F347YSC PQC-GSE2*1	Flash A (416KB)	NI-	Yes	
MB96F347RSC PQC-GSE2*1		No	No	100 pin Plastic QFP
MB96F347YWC PQC-GSE2*1		Vaa	Yes	(FPT-100P-M22)
MB96F347RWC PQC-GSE2*1		Yes	No	
MB96F347YSC PMC-GSE2*1		Na	Yes	
MB96F347RSC PMC-GSE2*1		No	No	100 pin Plastic LQFP
MB96F347YWC PMC-GSE2*1		V	Yes	(FPT-100P-M20)
MB96F347RWC PMC-GSE2*1		Yes	No	

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F348YSB PQC-GSE2		No	Yes	
MB96F348RSB PQC-GSE2		INU	No	100 pin Plastic QFP
MB96F348YWB PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F348RWB PQC-GSE2		165	No	
MB96F348YSB PMC-GSE2		No	Yes	
MB96F348RSB PMC-GSE2		INO	No	100 pin Plastic LQFP
MB96F348YWB PMC-GSE2		Yes	Yes	(FPT-100P-M20)
MB96F348RWB PMC-GSE2	Floob A (544KP)	162	No	
MB96F348YSC PQC-GSE2*1	Flash A (544KB)	No	Yes	
MB96F348RSC PQC-GSE2*1		INO	No	100 pin Plastic QFP
MB96F348YWC PQC-GSE2*1		Yes	Yes	(FPT-100P-M22)
MB96F348RWC PQC-GSE2*1		165	No	
MB96F348YSC PMC-GSE2*1		No	Yes	
MB96F348RSC PMC-GSE2*1		INO	No	100 pin Plastic LQFP
MB96F348YWC PMC-GSE2*1		Yes	Yes	(FPT-100P-M20)
MB96F348RWC PMC-GSE2*1		162	No	
MB96F348TSC PQC-GSE2		No	Yes	
MB96F348HSC PQC-GSE2		INU	No	100 pin Plastic QFP
MB96F348TWC PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F348HWC PQC-GSE2	Flash A (544KB)	165	No	
MB96F348TSC PMC-GSE2	Flash B (32KB)	No	Yes	
MB96F348HSC PMC-GSE2		INU	No	100 pin Plastic LQFP
MB96F348TWC PMC-GSE2		Yes	Yes	(FPT-100P-M20)
MB96F348HWC PMC-GSE2		162	No	
MB96V300BRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

MCU without CAN controller

Part number	Flash/ROM	Subclock	Package
MB96F346ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F346AWB PQC-GSE2		Yes	(FPT-100P-M22)
MB96F346ASB PMC-GSE2		No	100 pin Plastic LQFP
MB96F346AWB PMC-GSE2	Floob A (200KB)	Yes	(FPT-100P-M20)
MB96F346ASC PQC-GSE2*1	Flash A (288KB)	No	
MB96F346AWC PQC-GSE2*1		Yes	100 pin Plastic QFP
MB96F346ASC PMC-GSE2*1		No	(FPT-100P-M22)
MB96F346AWC PMC-GSE2*1		Yes	
MB96F347ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F347AWB PQC-GSE2		Yes	(FPT-100P-M22)
MB96F347ASB PMC-GSE2		No	100 pin Plastic LQFP
MB96F347AWB PMC-GSE2	Flash A (416KB)	Yes	(FPT-100P-M20)
MB96F347ASC PQC-GSE2*1	riasii A (410ND)	No	
MB96F347AWC PQC-GSE2*1		Yes	100 pin Plastic QFP
MB96F347ASC PMC-GSE2*1		No	(FPT-100P-M22)
MB96F347AWC PMC-GSE2*1		Yes	
MB96F348ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F348AWB PQC-GSE2		Yes	(FPT-100P-M22)
MB96F348ASB PMC-GSE2		No	100 pin Plastic LQFP
MB96F348AWB PMC-GSE2	Flash A (544KB)	Yes	(FPT-100P-M20)
MB96F348ASC PQC-GSE2*1	Flasii A (544ND)	No	
MB96F348AWC PQC-GSE2*1		Yes	100 pin Plastic QFP
MB96F348ASC PMC-GSE2*1		No	(FPT-100P-M22)
MB96F348AWC PMC-GSE2*1		Yes	
MB96F348CSC PQC-GSE2		No	100 pin Plastic QFP
MB96F348CWC PQC-GSE2	Flash A (544KB)	Yes	(FPT-100P-M22)
MB96F348CSC PMC-GSE2	Flash B (32KB)	No	100 pin Plastic LQFP
MB96F348CWC PMC-GSE2		Yes	(FPT-100P-M20)

^{*1:} These devices are under development and specification is preliminary. These products under development may change its specification without notice.

This datasheet is also valid for the following outdated devices:

MB96F346YSA, MB96F346RSA, MB96F346YWA, MB96F346RWA, MB96F347YSA, MB96F347RSA, MB96F347YWA, MB96F347RWA, MB96F348YSA, MB96F348RSA, MB96F348YWA, MB96F348RWA, MB96F348TSB, MB96F348HSB, MB96F348TWB, MB96F348HWB,

MB96F346ASA, MB96F346AWA, MB96F347ASA, MB96F347AWA, MB96F348ASA, MB96F348AWA, MB96F348CSB, MB96F348CWB

■ REVISION HISTORY

Revision	Date	Modification
Prelim 1	2007-05-07	Creation
Prelim 2	2007-05-10	External bus hold timing update
Prelim 3	2007-05-23	Electrical characteristics updates
Prelim 4	2007-08-02	Electrical characteristics updates, Product lineup, changes and ordering information
Prelim 5	2007-09-12	Addition of the electrical characteristic examples and the LVD characteristics specifications, updates of the DC characteristics. Pin circuit type drawing modifications.
Prelim 6	2007-11-21	LVD typo correction. Update of the DC characteristics. Typos corrections.
Prelim 7	2007-12-04	Absolute maximum rating asterisks numbering corrected. Typos page 59: Hardware -> Hardware. IO map table regenerated. Typos corrections. IO circuit drawings modified. Renaming of the Main/Satellite Flash into Flash memory A/B. Memory map reworked.

Revision	Date	Modification
Prelim 8	2008-02-04	 Satellite Flash -> 32kB Data Flash MB96345 added (under development) MB96F348 TSA/HSA/TWA/HWA removed (outdated devices) Block diagram and pin assignment corrected (existing resource pins) Pin function table corrected I/O circuit type diagrams corrected Memory map cleaned up "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices", "ROM configuration" replaced by "User ROM Memory map for Mask ROM devices" Parallel Flash programming pinning removed IO map table regenerated: Port register: Naming style corrected Memory control registers renamed (Main/Sat -> A/B) addresses after 000BFFh removed Absolute maximum ratings: Pd and Ta specified more precisely oscillator input levels in oscillation mode with external clock added Run and Sleep mode currents: 96/48MHz and 72/36MHz settings added Run mode current spec in 48/24MHz mode corrected Maximum CLKS1/2 frequency for all devices correctly specified Maximum CLKP2 for MB96F34xY/R/Axx corrected External bus timings: missing conditions added and readability improved Alarm comparator spec updated (transition voltages defined) MB96V300A removed Ordering information updated Typos and formatting corrected

Revision	Date	Modification
9	2009-01-09	 Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) Numbering of Electrical Characteristics subchapters automated Note about devices under development modified I/O map: Note added about reserved addresses ICCSPLL for CLKS1=96MHz mode: increased by 1mA Serial programming interface: Note about handshaking pins improved specified AD converter channel offset to 4LSB package code of MB96V300 corrected in ordering information Added voltage condition to pull-up resistance spec Lineup: Term "Data Flash" replaced by "independent 32KB Flash" Ordering information: column "Independent 32KB Data Flash" replaced by new column "Flash/ROM", column "Remarks" removed Official package dimension drawing with additional notes added Empty pages removed Alarm comparator: Power supply current max values increased, comparison time reduced, mode transition time and power-up stabilization time newly added Handling devices: Notes added about Serial communication and about using ceramic resonators. Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz VOL3 spec improved: spec valid for 3mA load for full Vcc range MB96F345 added Preliminary DC spec of MB96345/346 added Permitted power dissipation of Flash devices in QFP package improved C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted "Preliminary" watermark removed

Revision	Date	Modification
10	2010-06-23	 I/O map: IOABK0-5 added at address 000A00H-000A05H Ordering Information: Suffix "A" added to all MB96F345 device versions AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above 105deg Corrected MB96F345 part names in ordering information Low voltage detector: Detection levels of MB96F345 updated Example characteristics updated, new figures added showing dependency of PLL Run mode current on frequency Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values) Note added that PLL phase jitter spec does not include jitter coming from Main clock Alarm comparator: Maximum power-up stabilization time increased to 10ms Removed PHDR register from IO map Note added in DC characteristics how to select driving strength of ports I2C AC spec updated: tof, Cb and tSP spec added, wrong footnotes and Condition removed I/O Circuit type: Note added for type "N" (slew rate control according to I2C spec) Package dimension: Added the following sentence under the figure: "Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/" AD converter: Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time Added specification of RC clock stabilization time Feature description I2C: '8-bit addressing' corrected to '7-bit addressing' Feature description PPG: 'Reload timer overflow as clock input' corrected to 'Reload timer underflow as clock input' Company name updated on the cover page: Fujitsu Microelectronics Limited -> Fujitsu Semiconductor Limited ICCLVD specification updated, at 125deg typical value is 7uA and maximum value is 20uA Ordering information: added devices under development MB96F346A*C, MB96F347A*C, MB96F348A*C, MB96F3467*C, MB96F3467*C, MB96F

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department