



# ICE I/F




its3_n (O)	i2s_sdo (O)
cts3_n (I)	i2s_clk (I/O)
txd3 (O)	i2s_ws (I/O)
rx3 (I)	i2s_sdi (I)





# Console





# USB3.0








# USB2.0





 <b>Shenzhen GS Technology Co., Ltd.</b>	
Page name	Title
Size	Project name
	<b>ColuiteV8.0.2</b>
Date:	Rev
<b>Tuesday, September 26, 2017</b>	<b>V1.0.3</b>
<p><b>PROPERTY NOTE:</b> This document contains confidential and property to GS and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of GS.</p>	









MARK1 1

MARK2 1

MARK3 1










MARK4 0







Boot Strapping			
Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM <b>1: DRAM configuration from Auto Detect</b>	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input <b>011: 40 MHz, Self Oscillation mode</b>	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	<b>0: 1:3</b> 1: 1:4	
TXD2	DRAM_TYPE	<b>0: DDR3</b> 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) <b>0010: Normal / Boot from SPI 3-byte address</b> 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMII / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	


Giga Switch Hardware Trap				
Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] <input type="checkbox"/> 4'b0000: IDDO mode <input type="checkbox"/> 4'b0001: IOTEST mode <input type="checkbox"/> 4'b0010: NANDTREE mode <input type="checkbox"/> 4'b0011: RING mode (both IO and std-cell) <input type="checkbox"/> 4'b0100: MBIST <input type="checkbox"/> 4'b0101: SCAN mode (internal) <input type="checkbox"/> 4'b0110: SCAN-COMP mode (compression) <input type="checkbox"/> 4'b0111: SCAN-MBIST-OLT mode <input type="checkbox"/> 4'b1000: AFE-OLT mode <input type="checkbox"/> 4'b1001: GPHY ATE mode <input type="checkbox"/> 4'b1010: GPHY ADUMP mode <input type="checkbox"/> 4'b1011: GPHY ADUMP probe mode <input type="checkbox"/> 4'b1100: Reserved <input type="checkbox"/> 4'b1101: Reserved <input type="checkbox"/> 4'b1110: bootup probe mode <input type="checkbox"/> 4'b1111: normal mode <input type="checkbox"/>	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection <input type="checkbox"/> xtal_freq_sel[1:0] <input type="checkbox"/> 2'b01: 20MHz <input type="checkbox"/> 2'b10: 40MHz <input type="checkbox"/> 2'b11: 25MHz <input type="checkbox"/>	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		









# Transformer










GAINSTRONG Shenzhen GS Technology Co.,Ltd.			
Page name		Title	
Size	Project name	OoliteV8.0.2	
Date: Tuesday, September 26, 2018		10 of 13	Rev V1.0.3
PROPERTY NOTE: This document contains confidential and property to GS and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of GS.			


## PCIe to SATA



Option; refer to datasheet or contact FAE





XI & XO follow differential layout rule for Min. jitter




H/W Strapping  
refer to datasheet:

```
SPI_DO
0: Spin up by H/W
1: Spin up by S/W
```








HEADER 4x1/NI

HEADER 4x1/NI

HEADER 4x1/NI

HEADER 4x1/NI



 Shenzhen GS Technology Co.,Ltd.		
Page name		Title
Size	Project name	Rev
	OoliteV8.0.2	V1.0.3
Date:	Tuesday, September 26, 2017	Sheet 13 of 13
PROPERTY NOTE: This document contains confidential and property to GS and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of GS.		