













Pin Name	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3	Aux Func.4
GPIO_WPS	B:GPIO0		I0:WA_AICE_TCKC	I0:WM_AICE_TCKC	
GPIO_RESET	B:GPIO1		B0:WA_AICE_TMSC	B0:WM_AICE_TMSC	
SYS_WATCHDOG	B:GPIO2	O:SYS_WATCHDOG			
PCIE_PERESET_N	B:GPIO3	O:PCIE_PERESET_N			
JTAG_JTDO	B:GPIO4	O:JTAG_JTDO	O:WM_JTAG_JTDO	I1:UART2_RXD	I0:PTA_EXT_ACT
JTAG_JTDI	B:GPIO5	I1:JTAG_JTDI	I1:WM_JTAG_JTDI	O:UART2_TXD	I0:PTA_EXT_PRI
JTAG_JTMS	B:GPIO6	B1:JTAG_JTMS	I1:WM_JTAG_JTMS	I1:UART2_CTS	O:PTA_EXT_WLAN_ACT
JTAG_JTCLK	B:GPIO7	I1:JTAG_JTCLK	I1:WM_JTAG_JTCLK	O:UART2_RTS	O:PWM2
JTAG_JTRST_N	B:GPIO8	I0:JTAG_JTRST_N	I0:WM_JTAG_JTRST_N	O:GBE_LED0	O:NET_WO0_UART_TXD
WO_JTAG_JTDO	B:GPIO9	O:WO0_JTAG_JTDO	I0:WM_AICE_TCKC		O:PCM_DTX
WO_JTAG_JTDI	B:GPIO10	I1:WO0_JTAG_JTDI	B0:WM_AICE_TMSC		I0:PCM_DRX
WO_JTAG_JTMS	B:GPIO11	B1:WO0_JTAG_JTMS			O:PCM_CLK
WO_JTAG_JTCLK	B:GPIO12	I1:WO0_JTAG_JTCLK			O:PCM_FS
WO_JTAG_JTRST_N	B:GPIO13	I0:WO0_JTAG_JTRST_N	O:PWM0	O:GBE_LED1	O:PCM_MCK
USB_VBUS	B:GPIO14	O:DRV_VBUS	O:PWM1	O:NET_WO0_UART_TXD	
PWM0	B:GPIO15	O:PWM0	O:EMMC_RSTB	O:PWM1	O:NET_WO0_UART_TXD
SPI0_CLK	B:GPIO16	O:SPI0_CLK	B1:EMMC_DAT0	O:SNFI_CLK	I1:UART1_RXD
SPI0_MOSI	B:GPIO17	B0:SPI0_MOSI	B1:EMMC_DAT1	B0:SNFI_MOSI	O:UART1_TXD
SPI0_MISO	B:GPIO18	B0:SPI0_MISO	B1:EMMC_DAT2	B0:SNFI_MISO	I1:UART1_CTS
SPI0_CS	B:GPIO19	O:SPI0_CS	B1:EMMC_DAT3	O:SNFI_CS	O:UART1_RTS
SPI0_HOLD	B:GPIO20	B0:SPI0_HOLD	B1:EMMC_DAT4	B0:SNFI_HOLD	O:WM_UART_TXD
SPI0_WP	B:GPIO21	B0:SPI0_WP	B1:EMMC_DAT5	B0:SNFI_WP	O:WA_UART_TXD
SPI1_CLK	B:GPIO22	O:SPI1_CLK	B1:EMMC_DAT6	I1:UART2_RXD	I0:PTA_EXT_ACT
SPI1_MOSI	B:GPIO23	O:SPI1_MOSI	B1:EMMC_DAT7	O:UART2_TXD	I0:PTA_EXT_PRI
SPI1_MISO	B:GPIO24	I0:SPI1_MISO	B1:EMMC_CMD	I1:UART2_CTS	O:PTA_EXT_WLAN_ACT
SPI1_CS	B:GPIO25	O:SPI1_CS	B1:EMMC_CLK	O:UART2_RTS	O:PCM_MCK
SPI2_CLK	B:GPIO26	O:SPI2_CLK	I1:UART1_RXD		
SPI2_MOSI	B:GPIO27	B0:SPI2_MOSI	O:UART1_TXD		
SPI2_MISO	B:GPIO28	B0:SPI2_MISO	I1:UART1_CTS	I0:WA_AICE_TCKC	
SPI2_CS	B:GPIO29	O:SPI2_CS	O:UART1_RTS	B0:WA_AICE_TMSC	
SPI2_HOLD	B:GPIO30	B0:SPI2_HOLD	O:WF2G_LED	O:WM_UART_TXD	B1:I2C_SCL
SPI2_WP	B:GPIO31	B0:SPI2_WP	O:WF5G_LED	O:WA_UART_TXD	B1:I2C_SDA
UART0_RXD	B:GPIO32	I1:UART0_RXD	B1:SGMII_PHY_I2C_SCL	B1:U3_PHY_I2C_SCL	
UART0_TXD	B:GPIO33	O:UART0_TXD	B1:SGMII_PHY_I2C_SDA	B1:U3_PHY_I2C_SDA	
WF2G_LED	B:GPIO34	O:WF2G_LED	B1:PCIE_CLK_REQ		
WF5G_LED	B:GPIO35	O:WF5G_LED	I1:PCIE_WAKE_N		
SMI_MDC	B:GPIO36	O:SMI_MDC	B1:I2C_SCL	I1:GBE_EXT_MDC	
SMI_MDIO	B:GPIO37	B0:SMI_MDIO	B1:I2C_SDA	B1:GBE_EXT_MDIO	
GBE_INT	B:GPIO38	I0:MT7531_INT			
GBE_RESET	B:GPIO39				
WF_DIG_RESETB	B:GPIO40	O:WF0_DIG_RESETB			
WF_CBA_RESETB	B:GPIO41	O:WF0_CBA_RESETB			
WF_XO_REQ	B:GPIO42	O:WF0_XO_REQ			
WF_TOP_CLK	B:GPIO43	O:WF0_TOP_CLK			
WF_TOP_DATA	B:GPIO44	B0:WF0_TOP_DATA			
WF_HB1	B:GPIO45	B0:WF_HB1	O:WF0_MODE_SEL_1		
WF_HB2	B:GPIO46	B0:WF_HB2	O:WF0_MODE_SEL_2		
WF_HB3	B:GPIO47	B0:WF_HB3	O:WF0_XTAL_SEL_0		
WF_HB4	B:GPIO48	B0:WF_HB4	O:WF0_XTAL_SEL_1		
WF_HB0	B:GPIO49	O:WF0_HB0	O:WF0_MODE_SEL_0		
WF_HB0_B	B:GPIO50	O:WF0_HB0_B			
WF_HB5	B:GPIO51	B0:WF_HB5	O:WF0_XTAL_SEL_2		
WF_HB6	B:GPIO52	B0:WF_HB6			
WF_HB7	B:GPIO53	B0:WF_HB7			
WF_HB8	B:GPIO54	B0:WF_HB8			
WF_HB9	B:GPIO55	B0:WF_HB9			
WF_HB10	B:GPIO56	B0:WF_HB10			




GAINSTRONG		Title		OOLITE7981V_DEV_1.0	
		Document Number		P05 Ethernet-GPIO_LED	
Size	A3	Design By:	<Designer>	Review By:	<Reviewer>
Date:		Tuesday, June 27, 2023		Sheet	2 of 12






Title		OOLITE7961V_DEV_1.0	
Document Number		PES Ethernet-SPD_LED	
Size	A3	Design By:	<Designer>
Review By:	<Reviewer>	Rev:	V1.0.2
Date:	Tuesday, June 27, 2023	Sheet	4 of 12


USB_CONNECTOR




USB_CONNECTOR




USB_POWER



RJ45




HUB







GAINSTRONG		Title: OOLITE7981V_DEV_1.8	
		Document Number: POS Ethernet-GPIO_LED	
Size: A2	Design By: <Designer>	Review By: <Reviewer>	Rev.: V1.0.2
Date: Tuesday, June 27, 2003	Sheet: 6 of 12		

SyncE CLK will be high Z when CKLOUT is disabled.
Thus SyncE lock should be PD to prevent miss use of this CLK.



To Hub DS1



GAINSTRONG		Title OOLITE7981V_DEV_1.0	
		Document Number P05 Ethernet-GPIO_LED	
Size A	Design By: <Designer>	Review By: <Reviewer>	Rev: V1.0.2
Date:	Tuesday, June 27, 2023	Sheet 11 of	12

