



## RTL schematic Design:



## Technologic schematic design:



# I. Realization of logic Gates.

Aim:

To write a verilog and VHDL source code for realization of logic gates and generate RTL schematic technology map and simulation synthesis report.

Hardware Required:

Digital IC

Software Required:

xilinx ISE 8.1

language used:

verilog, VHDL

Theory:

Logic gates are electronic circuits which perform logical functions on one or more inputs to produce one output. There are 7 logic gates. When all the input characteristics of a logic gate are written in a series and their corresponding outputs written along them, then this input / output combination is called truth table.


And gate:

It produces an output as 1, when all its inputs are 1; otherwise output is 0.

OR gate:

It produces an output as 1, when any or all its inputs are 1, otherwise the output is 0.

## simulation waveforms:



NOT gate:

It produces the complement of its input. It is also called inverter.

NAND gate:

It is actually series of NAND gate with NOT gate. O/p is 1 when any or all inputs are '0' otherwise 1.

NOR gate:

It is actually a series of OR gate with NOT gate. Its o/p is 0, when any of all inputs are 1.

XOR gate:

It produces an o/p as 1, when number of 1's at its i/p's is odd otherwise 0.

XNOR gate:

It produces an o/p as 1, when number of i/p's is not odd otherwise '0'.

procedure:

\* Double click on Xilinx ISE 8.1 software.  
\* Go to file menu, close the project, & start new project.

\* Enter project name and click on next.

\* ~~product category : All~~  
~~Family : Spartan 3E~~

~~package : VQ100~~


~~speed : -5~~

~~Device : XC3S100E~~


logic gates hardware circuit diagram with logic gate

15V


AND Gate:




I <sub>1</sub>	I <sub>2</sub>	O/P
0	0	0
0	1	0
1	0	0
1	1	1



OR Gate:




I <sub>1</sub>	I <sub>2</sub>	O/P
0	0	0
0	1	1
1	0	1
1	1	1



NOT Gate:



I	O/P
0	1
1	0



Top level source type : VHDL

Synthesis tool : XST (VHDL / Verilog)

Simulator : ISE simulator (VHDL / Verilog)

\* click on next and again click on next and then finish.

\* Go to file menu, click on new & select text file and ok.

\* In text file click on new & select verilog code / VHDL code then save the file as filename.v (for verilog) & filename.vhd (for VHDL)

\* click on source and select behavioural simulation for simulation process.

\* To add source file of the device xc3s100, right click, select add source & add filename.v to the device.


\* Go to click on filename.bh we get xilinx ISE simulator. Now click 't' which shows the check syntax to check the program error.

\* Under process double click on create new source in that select test bench waveform and give filename. Then click on next → next → finish


\* Then a window displays as filename. How

\* Now click on process behind the hierarchy, click 't' of xilinx ISE, in that double click generate expected simulation & then click on yes, open simulation window to verify O/P i.e. gate & synthesis report.


## NAND Gate:



I <sub>1</sub>	I <sub>0</sub>	O/P
0	0	1
0	1	1
1	0	0
1	1	0





## NOR gate:



I <sub>1</sub>	I <sub>0</sub>	O/P
0	0	0
0	1	1
1	0	1
1	1	1

## XOR gate:



\* Again click on simulation implementation source and select synthesis / implementation.

\* Go to process, double click synthesis XST, view synthesis report.

\* click on view technology schematic to generate technology schematic.

Verilog source code:

```
module gate_bh(and1, or1, not1, nand1, nor1,  
xor1, xnor1, a, b);
```

```
input a,b;
```

```
output and1, or1, not1, nand1, nor1, xor1, xnor1;
```

```
reg and1, or1, not1, nand1, nor1, xor1, xnor1;
```

```
always @ (a,b)
```

```
begin
```

```
and1 = a&b;
```

```
or1 = a|b;
```

```
not1 = ~a;
```

```
nand1 = ~(a&b);
```

```
nor1 = ~(a|b);
```

~~```
xor1 = a^n b;
```~~~~```
xnor1 = ~ (a^n b);
```~~


```
end
```

~~```
end
```~~


VHDL code:

~~```
library IEEE;
```~~~~```
use IEEE.STD_LOGIC_1164.all;
```~~~~```
Entity logic_gate is
```~~


XOR-gate:



| $I_1$ | $I_2$ | O/P |
|-------|-------|-----|
| 0     | 0     | 0   |
| 0     | 1     | 1   |
| 1     | 0     | 1   |
| 1     | 1     | 0   |



XNOR gate:



| $I_1$ | $I_2$ | O/P |
|-------|-------|-----|
| 0     | 0     | 1   |
| 0     | 1     | 0   |
| 1     | 0     | 0   |
| 1     | 1     | 0   |



```
port(a: in std_logic;  
     b: in std_logic;  
     e: out std_logic;  
     f: out std_logic;  
     g: out std_logic;  
     h: out std_logic;  
     i: out std_logic;  
     j: out std_logic;  
     k: out std_logic);
```

end logic gates.

Architecture dataflow of logic gates is

begin

e<= a and b;

f<= a or b;

g<= not a;

h<= a nand b;

i<= a nor b;

j<= a xor b;


k<= a xnor b;

end dataflow


~~Result:~~

Hence the verilog source code for realization of logic gates and generation of RTL schematic technology map simulation synthesis report was successfully completed.

RTL-schematic:



Technological schematic design:



## 2. 3 TO 8 Decoder - 74138

Date  
19/7/19

## Aim:

To write a verilog source code for 3to8 decoder 74138 and generate RTL schematic technology map simulation synthesis Report.

## Software Required:

xilinx 8.1

## Hardware Required:

Digital IC 74138


## Languages used:

verilog or VHDL

## Theory:

A decoder is a combinational logic circuit which is used to change the code into a set of signals. It is the reverse process of an encoder. A decoder circuit takes multiple inputs and gives multiple outputs. A decoder circuit takes binary data of 'n' inputs into  $2^n$  unique outputs. In addition to input pins the decoder has a enable pin. This enables the pin when negated makes the circuit inactive. In this article, we discuss 3to8 line decoder. This 3to8 decoder circuit gives 8 logic outputs for 3 inputs and has a enable pin. The circuit is designed with AND and NAND logic gates. It takes 3 binary inputs and activates one of the eight output. 3to8 line decoder circuit is also called as binary to an octal decoder.

## simulation waveform:



The decoder circuits work only when the enable pin is high. So  $s_1$  and  $s_2$  are three different inputs and  $D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$  are the 8 outputs. It is used to connect a single source to multiple destinations. It is used in analog to digital conversion in analog decoders. It is also used in electronic circuits to convert instructions into CPU control signals and mainly used in logical circuits, data transfer.

Procedure:

- \* Double click on ~~Xilinx 8.1/12.3 software~~
- \* Go to file  $\rightarrow$  new project  $\rightarrow$  Enter project name and click on next.

product category: All

|         |              |
|---------|--------------|
| Family  | : spartan SR |
| Device  | : XC3S5500E  |
| package | : FG. 320    |
| speed   | : 5          |

top level module type: VHDL



synthesis: (VHDL) or verilog XST

simulator: ISIM modulator.

\* click on next and finish

- \* Go to file  $\rightarrow$  new file text file  $\rightarrow$  click ok.
- \* Enter verilog code  $\rightarrow$  file save as  $\rightarrow$  file name.v
- \* Add source file to the device
- \* Right click on the parameter available at

## Hardware circuit:



the left panel → select and source → select filename  
→ click open → ok.

- \* click synthesis → XST → check syntax.
- \* one source window select behavioral simulation under process → select create new folder → select test bench waveform → sign file name.
- \* click next and then finish.
- \* input and values in the test bench waveform and save the values.
- \* under process → click dilinx ISE simulation → click generate expected simulation → click yes → yes.
- \* expected output waveform as proceed and observe the output values.
- \* click on source window select synthesis implementation under process → click on vivado RTL schematic.
- \* click on under process → click Technology schematic.

~~Verilog source code:~~

```
module data [d,a,b,c];
    input a,b,c;
    output [7:0] d;
    assign d[0] = na & nb & nc;
    assign d[1] = na & nb & nc;
    assign d[2] = na & nb & nc;
    assign d[3] = na & nb & nc;
    assign d[4] = na & nb & nc;
```

Truth table:

| $E_0$ | $i_0$ | $i_1$ | $i_2$ | $y_7$ | $y_6$ | $y_5$ | $y_4$ | $y_3$ | $y_2$ | $y_1$ | $y_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | x     | x     | x     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| 1     | 0     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |
| 1     | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     |
| 1     | 1     | 0     | 1     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     |
| 1     | 1     | 1     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     |
| 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

assign d[5] :=  $\neg b \wedge c$

assign d[6] :=  $a \wedge b \wedge c$ ;

assign d[7] :=  $a \wedge b \wedge \neg c$ ;

VHDL code :

use IEEE.STD\_LOGIC\_1164.all;

use IEEE.STD\_LOGIC\_UNSIGNED.all;

entity decoder is

port(a: in STD\_LOGIC\_UNSIGNED\_VECTOR(2 down to 0);

y: STD\_LOGIC\_VECTOR(7 down to 0));

end decoder.

Architecture behavioral of decoder is begin

process(a)

begin a

case a is

when "000" => y <= "00000001";

when "001" => y <= "00000010";

~~when "010" => y <= "00000100";~~

~~when "011" => y <= "00001000";~~

~~when "100" => y <= "00010000";~~

~~when "101" => y <= "00100000";~~

~~when "110" => y <= "01000000";~~

~~when "111" => y <= "10000000";~~

End case;


end process;

end behavioral;

~~Result:~~

Hence the verilog source code for 3 to 8 decoder 74138 and generate RTL schematic technology map simulation synthesis report was successfully completed.

# RTL-schematic:



## 3(a). 8x1 Multiplexer

Aim:

To write a verilog source code for 8x1 multiplexer 74151 and generate RTL schematic technology map, simulation synthesis report.

Software Required:

xilinx 8.1i

Hardware Required:

Digital IC 74151

Language used:

verilog and VHDL


Theory:

A mux is a device that selects one of several analog (or) digital i/p signals and forwards the selected i/p into the signal line. A mux of  $2^n$  input has  $n$  selected lines which are used input line to send to output.

MUX are used to increase the amount of data that can be sent over network with a certain amount of time & bandwidth. A mux also called a data selector.

In 8x1 mux there are 8 input ports and one output port. There are also 3 digit input that select one of 8 input port signals to be sent to the output. The particular one selecting depending binary code at 3 select input mux come in the both the purely digital forms and the analog forms.

Equivalent circuit for 8x1 mux - 74151:



procedure:

1. double click on ISE software
2. Go to file → select a new project navigator → Family: spartan 3E

Device: XC3100E

package :- 5


Top level module type: HDL

Synthesis tools: VHDL/Verilog

Simulator: ISE simulator

3. enter the program name.
4. Go to new source wizard enter design program, goto file → new → Text file → click ok.
5. Enter verilog code → file save as → filename.v
6. Add source file to the device.
7. Right click on the parameter available at the left panel → select add source → Select filename → click open → ok.
8. click synthesize → XST → check syntax.
9. In source window select behavioral simulation under process → select create new source → select test bench waveform → assign filename → click Next and finish
10. Input the values in test bench waveform and save the values.
11. Under process → click xilinx ISE simulator → click generate Expect simulation → click yes
12. Expected output waveform is processed and observe the o/p values.

# Technological schematic:



13. click on source window select synthesis / implementation.

14. click under process → click technological schematic. verilog code:


```
Module multiplex 8x1(a,s,y);
    input[7:0] a;
    input[2:0] s;
    output[7:0] y;
    reg y;
    always @ (a,s)
        case(s)
            0: y = a[0];
            1: y = a[1];
            2: y = a[2];
            3: y = a[3];
            4: y = a[4];
            5: y = a[5];
            6: y = a[6];
            7: y = a[7];
            default: y = 1'bX';
        endcase
    end module
```

VHDL code:

```
library IEEE;
use IEEE.STD-logic_1164.all;
use IEEE.STD-logic-ARITH.all;
use IEEE.STD-logic-unsigned.all;
```

E1

## Waveforms:



Entity mux 8x1 is  
port(s: in STD-logic-vector [2down to 0];  
a,b,c,d,e,f,g,h: in STD-logic;  
y: out STD-logic);  
end mux 8x1;

Architecture Behavioral of mux 8x1 is

begin  
process (s,a,b,c,d,e,f,g,h)

begin

case s is

when "000"  $\Rightarrow$  y  $\leftarrow$  a;

when "001"  $\Rightarrow$  y  $\leftarrow$  b;

when "010"  $\Rightarrow$  y  $\leftarrow$  c;

when "011"  $\Rightarrow$  y  $\leftarrow$  d;

when "100"  $\Rightarrow$  y  $\leftarrow$  e;

when "101"  $\Rightarrow$  y  $\leftarrow$  f;

when "110"  $\Rightarrow$  y  $\leftarrow$  g;


when "111"  $\Rightarrow$  y  $\leftarrow$  h;

end case

end process

End behavioral

# Technological schematic:



### 3(b) 2x4 Demultiplexer

Page No.

15

Date

9/8/19

Aim:-

To write a verilog source code for 2x4 Demultiplex 74155 and generate RTL schematic, technology map, simulation and synthesis report.

Software and Hardware Required:

Hardware : Digital IC - 74155

Software : Xilinx 8.1

languages used :

verilog, VHDL


Theory:

A demultiplexer is a device that takes a single input line and routes it to be one of several digital output lines. A demultiplexer of  $n$  outputs has  $\log_2 n$  select lines, which are used to select which output line to send the input. A demultiplexer is also called as a data distributor.


A 1x4 demultiplexer uses 2 select lines to find out one of 4 output line from input 74155 - the dual line 2x4 Demultiplexer integrated circuit which is commercially used and low power consuming IC - It is an active low output. also it consists of an active low enabling input.

Demultiplexer is used to connect a single source to multiple destinations. The main

# Hardware circuit:



# RTL-schematic:



Demultiplexer is used to convert a single source to multiple destinations. The main application area of demux is communication system where multiplexers are used in reconstruction of parallel data and ALU circuits. It makes the transmission easier and also used in Arithmetic and logic unit.

Verilog source code:

```
Module demux(a,s,y);
    input [1:0] s;
    output [3:0] y;
    reg [3:0] y;
    always @ (a,s)
        case (s)
            0: y[0]=a;
            1: y[1]=a;
            2: y[2]=a;
        endcase
    endmodule
```

VHDL code:

```
library IEEE;
use IEEE.STD-logic_1164.all;
use IEEE.STD-logic_ARITH.all;
use IEEE.STD-logic_unsigned.all;
```

Entity 74157 is

port(a: in std\_logic\_vector(1 down-to 0);

s: in std\_logic\_vector(3 down-to 0);

End 74157;

Architecture behavioural of 74157 is  
begin

process(a,s)

case 's' is

when "00"  $\Rightarrow$  y(0)  $\leftarrow$  a;

when "01"  $\Rightarrow$  y(1)  $\leftarrow$  a;

when "10"  $\Rightarrow$  y(2)  $\leftarrow$  a;

when others  $\Rightarrow$  y(3)  $\leftarrow$  a;

End case

End process


End behavioural;

Result:


Hence the 8x1 multiplexer and 2x4 Demultiplexer RTL schematic technology map, simulation and synthesis report was successfully verified.

Q1

RTL-schematic (block diagram) :-



RTL-schematic :-



## 4. 4-bit comparator

Page No. 18

Date  
16/8/19

Aim:

To write a VHDL source code for 4-bit comparator 74155 and generate RTL schematic technology map simulation and synthesis.

Report.

Software Required:

xilinx 8.1

Hardware Required:


Digital ICs

Theory:

A comparator is used to compare two binary numbers. A ~~of~~ of four bits is called as a 4-bit magnitude comparator. It consists of 8 inputs each for two 4-bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

A digital comparator or magnitude comparator is a hardware electronic device that takes two numbers as input in binary form and determines whether one number is greater than, less than or equal to the other number. Comparators are used in central processing units and micro controllers. An X-OR gate is a basic comparator because its output is "1" only if its two input bits are equal. The analog equivalent of digital comparator is the

## Technique 101 buffer




voltage comparators many controlling have analog comparators on some of their inputs that can be read or trigger an interrupt.

procedure:-

- \* double click on alinx 8.1/12.3 software
- \* Go to file → new project → enter project name and click on next.
  - product category : All
  - family : spartan SR
  - device : xc3s550e
  - package : FG 326
  - speed : 5
- top level module type : VHDL
- synthesis : (VHDL or verilog) XST
- simulator : ISF simulator (VHDL or verilog)
- \* click on next and finish
- \* Go to file → new file, text file → click ok.
- \* Enter verilog code → file save as → filename.v
- \* Add source file to the device.
- \* Right click on the parameters available at the left panel → select and source → select .file name → click open → ok
- \* click synthesis → XST → check syntax
- \* one source window select behavioral.
- simulation under process → select create new folder →

## P1 Hardware circuit:




- select test bench waveform  $\rightarrow$  sign file name.  
\* click next and the finish.  
\* Input the values in the test bench waveform and save the values.  
\* under process  $\rightarrow$  click xilinx ISE modulator  $\rightarrow$  click generate expected simulation  $\rightarrow$  click yes  $\rightarrow$  yes.  
\* expected output waveform as processed and observe the output values.  
\* click on source window select synthesis implementation under process  $\rightarrow$  click on view RTL-schematic.  
\* click on under process  $\rightarrow$  click technology schematic.

verilog code:

```
module comp(a,b,altb, aeqb, agtb);
    input [3:0] a;
    input [3:0] b;
    output dtb;
    output aeqb;
    output agtb;
    output altb;
    assign altb = (a > b);
    assign aeqb = (a == b);
    assign agtb = (a > b);
```

Q2  
waveforms:



VHDL code :-

```

library IEEE;
use IEEE.STD.LOGIC_1164.all;
use IEEE.STD.LOGIC_ARITH.all;
use IEEE.STD.LOGIC_UNSIGNED.all;
entity comparator is
port(a: in STD_LOGIC; b: in STD_LOGIC; c: out STD_LOGIC;
      d: out STD_LOGIC; e: out STD_LOGIC; f: out STD_LOGIC;
      g: out STD_LOGIC; h: out STD_LOGIC);
end comparator;
architecture arc_comp of comp is
begin
process(a,b)
begin
  if a < b then
    agtb <= '1';
    altb <= '0';
    aeqb <= '0';
  else
    if a = b then
      altb <= '1';
      agtb <= '0';
      aeqb <= '1';
    else
      if a > b then
        altb <= '0';
        agtb <= '1';
        aeqb <= '0';
      end if;
    end if;
  end if;
end process;
end architecture;
  
```

Truth table:

| input |    |    |    | output |     |     |
|-------|----|----|----|--------|-----|-----|
| A1    | A0 | B1 | B0 | A>B    | A=B | A<B |
| 0     | 0  | 0  | 0  | 0      | 1   | 0   |
| 0     | 0  | 0  | 1  | 0      | 0   | 1   |
| 0     | 0  | 1  | 0  | 0      | 0   | 1   |
| 0     | 0  | 1  | 1  | 0      | 0   | 1   |
| 0     | 1  | 0  | 0  | 1      | 0   | 0   |
| 0     | 1  | 0  | 1  | 0      | 1   | 0   |
| 0     | 1  | 1  | 0  | 0      | 0   | 1   |
| 0     | 1  | 1  | 1  | 0      | 0   | 1   |
| 1     | 0  | 0  | 0  | 1      | 0   | 0   |
| 1     | 0  | 0  | 1  | 0      | 0   | 0   |
| 1     | 0  | 1  | 0  | 0      | 1   | 0   |
| 1     | 0  | 1  | 1  | 0      | 0   | 1   |
| 1     | 1  | 0  | 0  | 1      | 0   | 0   |
| 1     | 1  | 0  | 1  | 1      | 0   | 0   |
| 1     | 1  | 1  | 0  | 1      | 0   | 1   |
| 1     | 1  | 1  | 1  | 1      | 1   | 1   |

next d>0

∴ '1' => dH0

∴ '0' => dH0

∴ '0' => dS0

next d=0


∴ '0' => dH0

```
agt b < - '0';
aeg b < = '1';
end if;
end process;
end arch-comp;
```


~~Result: Passes~~ (A)

Hence the VHDL code for 4-bit comparator 74155 and generate RTL schematic technology map simulation and synthesis report was successfully verified.

## • RTL-schematic diagram:



## Technological schematic:



here's the truth table  
for the code for  
the storage and  
output of the flip-flop  
in the form of a  
table

## 5. D- Flip Flop - 7474

Page No.

23

Date  
30/8/19

Aim:

To write verilog source code for a D FlipFlop- 7474 and generate RTL, schematic, technology map, simulation synthesis report.  
Software Required :

xilinx ISE 8.1i

Hardware Required:

Digital IC -7474.

Theory:

The d-type of Flip Flop has one data input 'd' and a clock input. The clock circuit edge triggers on the clock input. The Flip Flop has two output Q and Q̄.

The operation of D-type Flip Flop is as follows, any input operating at the input 'd' will be produced at the output 2 in the time 't<sub>1</sub>' edge if in the present state we have D = anything and Q=0.


D Flip Flops are used as a part of memory storage elements and data processor as well. D flip flop can be built using NAND gate or with NOR gate. The major applications of D flip flop are to introduce delay in timing circuit as a buffer sampling data at specific intervals.

ES  
Microcontroller  
using

PLC - output

## Hardware circuit:-

A 30V AC source is connected to a microcontroller, PRT, and a limit switch. The PRT is connected to a digital input of the microcontroller.



microcontroller, PRT, and a limit switch. The PRT is connected to a digital input of the microcontroller. The limit switch is connected to the microcontroller's output pin. The output pin is connected to a relay coil. The relay coil is connected to a 30V AC source. The relay coil has two contacts: one normally open (NO) and one normally closed (NC). The NO contact is connected to the microcontroller's output pin. The NC contact is connected to ground (GND). The microcontroller's output pin is also connected to ground (GND).

## procedure:

\* Double click xilinx 8.11 / 12.3 software

\* Go to file → new project enter project name and click next

Family : spartan -3e

Device : XC3S500E

package : FG320

speed : 5

Top-level module type : VHDL

Synthesis tools : (VHDL / Verilog)

simulator : ISIM XF - VHDL

\* click next and finish.

\* Go to file → new → test file → click ok.

\* Enter verilog code → file save as → file name.

v (for verilog) and X (for VHDL)

\* Add source file to the device.


\* Right click on the parameter available at the left panel.

\* select add source → select filename.v → click open → ok

\* click synthesize → xst → check syntax

\* on source window, select behavioural simulation under process → select create new source → select test bench waveform → assign file name → click next and finish

## Logic diagram of D - FlipFlop:



Truth Table: (polish \ satif.) : zjednoduzenie

SATV = 3x 1 1 : rozbolenie

defin. bno trva skôr +


| clk | D | Q | $\bar{Q}$   |
|-----|---|---|-------------|
| X   | X | 1 | 0           |
| X   | X | 0 | 1           |
| X   | X | X | X           |
| X   | X | 1 | 0           |
| 1   | 0 | 0 | 1           |
| 0   | X | 0 | $\bar{Q}_0$ |

- \* input the values in test bench & save the values
- \* under process → click xilinx 8SE simulator → click generate expected simulation → click yes → yes.
- \* expected output waveform is processed and observe the output.
- \* click on source window, select synthesis/implementation under process, click on view RTL schematic
- \* click on under process, click technological schematic.

verilog source code:

```
Module DIFF(d,clk,rst,q);
    input d;
    input clk;
    input rst;
    output q;
    reg q;
    always @ (negedge clk or posedge clk)
        if(rst)
            q = '1'bz';
        else
            q=d;
end module;
```

simulation waveform:



VHDL code:

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity D_Flip_Flop is
port(d,clk : in std_logic
      q : out std_logic);
end D_FFF;

architecture behavioural of DFF is
begin process(clk)
begin
  if (clk='1' and clk'event) then
    q<= d;
  end if;
end process;
end behavioural;


```

~~Result:~~


Hence the verilog source and VHDL code  
 For D Flip Flop 7474 and generate RTL  
 schematic technology map, simulation synthesis  
 Report was successfully verified

je

## RTL-schematic:



## Technological schematic:



# 6. Shift Registers

Page No. 27

Date  
20/9/19

Aim:

To write a verilog source code for subject shift register 7495 and generate RTL schematic, technology map, simulation and synthesis report.

Software Required:

Xilinx 8.11

Hardware Required:

Digital IC-7495

Theory:


The shift register is cascade of flipflops sharing the same clock in which the output of each flip flop is connected to the data input of next flip flop in the circuit, resulting in a circuit that shifts by one position "bit Array" started in it.

"shifting out" the last bit in the array at each transition of the clock input.


Shift Register can have both parallel and serial input and outputs, there are often configured as serial in parallel out or as parallel in serial out. These are bidirectional shift register.

The data shifting is presented at certain and shifted right one stage each time.

simulation waveform:



RTL-schematic:



procedure:

- \* Double click on xilinx 8.11/12.3 software.
- \* Go to file → new project → enter project name and click next

Family: spartan - 3e

Device: XC3S500E

package: XC3S FG320

speed: 5

top level module type: vhdl

synthesis tools: (VHDL/ VERILOG)

simulator: 151m-XE-VHDL

\* click next and finish.

\* Go to File → new → text file → click ok.

\* Enter verilog code → file save as → file name.v

\* Add source file to the device.

\* Right click on the processor parameter available at the next panel → select and source → select filename.v → click open → ok.


\* click synthesize → XST → check syntax.

\* on sources windows select behavioural simulation under process → select create new sources → select test bench waveform.

\* Input the values in the test bench waveform and the save the values.

\* under process → click on xilinx ISE simulator → click generated expected o/p → click yes → yes.

## Technological schematic:



\* expected output waveform is processed and observed the output values.

\* click on sources window select synthesis/implementation under process → click on new RTL schematic.

\* click on under process → click on technology schematic.

(a) Verilog code for parallel in parallel out program:

Module P1PO(a,clk,reset,i);

input [7:0] a;

input clk;

input reset;

output [7:0];

always @ (posedge clk)

begin

i = 0;

else

i = a;

end

end module.

(b) Verilog source code for serial in serial out:

Module lshift(i,a,clk,rst);

input a,clk,rst;


output i;

reg b,c,d,e,f,g,h,j;

always @ (posedge clk)

if (rst)

## Simulation waveform:



begin

b←1'bo;

c←1'bo;

d←1'bo;

e←1'bo;

f←1'bo;

g←1'bo;

h←1'bo;

i←1'bo;

end

else

begin

b←a;

c←b;

d←c;

e←d;

f←e;

g←f;

h←g;

i←h;

end

end module;

~~BB Cb D A~~

Result: Hence the verilog source code for shift register 7495 and generate RTL schematic, technology map, simulation and synthesis report was successfully verified.

# Blinking LED With TIVA

Page No.

55

Date

Aim:-

To blink the GREEN on-board using C language.  
Software required:

Code Composer Studio.

Hardware required:


TM4C123GH6PM launched plugged into PC via  
USB.

Description

Tiva TM4C MCUs featured GPIO module is composed of six physical GPIO blocks, each corresponding to an individual GPIO port. (Port A, Port B, Port C, Port D, Port E, Port F) The GPIO features are listed as the following

- upto 43 GPIOs, depending on configuration
- highly flexible pin muxing allows use as GPIO or one of several peripheral functions.
- bit marking in both read and write operations through address line.
- programmable control for GPIO interrupts: interrupt generation marking, edge-triggered, on rising, falling or both, level-sensitive on high or low values.

flowchart:



program:

```
#include <stdint.h>
#include <stdbool.h>
#include "inc/hw-types.h"
#include "inc/hw-memmap.h"
#include "inc/f-driverlib/sysctl.h"
#include "driverlib/pin-map.h"
#include "driverlib/debug.h"
#include "driverlib/gpio.h"
```

int main (void)

{

SYSCTL\_CLOCK\_SET(SYSCLOCK\_SYSDIV\_5|SYSCLOCK\_USE\_PLL|SYSCLOCK\_XTAL\_16MHz)

SYSCLOCK\_DCC\_MAIN);

SYSCLOCK\_Peripheral\_enable (SYSCLOCK\_PERIPH\_GPIOF),

GPIO\_DIN\_TYPE GPIO\_OUTPUT (GPIO\_PORTF\_BASE,

GPIO\_PIN\_1|GPIO\_PIN\_2|GPIO\_PIN\_3),

GPIO\_PIN\_WRITE (GPIO\_PORTF\_BASE: GPIO\_PIN1|GPIO\_PIN2|

|GPIO\_PIN3, 0x08);

SYSCTL\_DELAY (20000000);

while (1)


{

3

3

Result:

Hence blinking the green on-board LSD  
(Pf3) are successfully completed using  
C program.



~~Ans~~

# Interrupt programming with TIVA GPIO

Page No.  
39  
Date

Aim:

Flashing of LED by configuring timer interrupt TIVA.

Software required:

Code Composer Studio (CCS).

Hardware required:

TM4C123GH6M launch pad plugged into PC via USB.

Description:

Configuring the timer to generate the interrupt within a timer interrupt service.

The timer module features are listed as following

→ six 16/32 bit and six 32/64-bit general purpose timers.

→ Twelve purpose 16/32 bit and twelve 32/64-bit capture/compare/PWM pins

→ Timer modes

\* One mode

\* periodic

\* Input edge count or time capture with 16-bit processor.


→ PWM generation & separated only

→ Real time clock concatenated only


→ Count up (or) down.

→ simple PWM support for timer synchronization  
disy-chars and stalling during debugging

flowchart.



# Flowchart



→ Many trigger ADC samples for DMA Transfer

Program:

```
#include <stdio.h>
#include <std.h>
#include "inc/tmuc12.3ghzpm.h"
#include "inc/hw-memmap.h"
#include "inc/hw-types.h"
#include "driverlib/sysctl.h"
#include "driverlib/interrupt.h"
#include "driverlib/gpio.h"
#include "driverlib/timer.h"

int main(void)
```

{

    unit 32-t ui32 period;

    SYSCTL clock set | SYSCTL-SYSDIV-5 | SYSCTL-1/SE  
 PLLVSYSTL-XTAL-16MHz | SYSCTL-OSC-MAIN;  
 SYSCTL peripheral enable | SYSCTL-PERIOD4-GPOE);  
 GPIO pin type GPIO output | GPIO-PORTF-BASE-  
 GPIO-PIN-1 | GPIO-PIN-2 | GPIO-PIN-3);  
 SYSCTL peripheral enable | SYSCTL-PERIOD4-  
 TIMERN);

    Timer configure | timer0-base, timer-config  
 periodic;

    Timer evi32 period = (SYSCTL clock src) / 1000000000 / 2;  
 Time load set | TIMER0-BASE, TIMER-A,  
 ui32 period-1);

    INT: ENABLE (INT-TIMER0A);

    Timer. INT enable (timer0-base) / Timer-TIMER0A

TIME-OUT);

TNT MASTER ENABLE);

Timer enable (Timero-Base, Timer-A),  
while(1)

{

{

void Timero int handler (void)

{

//clear the timer interrupt

Timer int clearc Timero, Base, Timer-TMA -  
TIME OUT);

//Read the current state of the GPIO PIN  
and gt

//write back the opposite state

If GPIO in Read (GPIO-PORTF-Base, GPIO PIN-2)

{

    GPIO PIN write (GPIO-PORTF-Base, GPIO-PIN-2)

{

        GPIO PIN write (GPIO-PORTF-Base-GPIO PIN-1)

        GPIO-PIN-2 | GPIO-PIN-3, 0);

    }

    else

    ✓

{

        GPIO PIN write (GPIO-PORTF-Base, GPIO  
        -PIN-2, 4);

{

{

### Result:

- Hence toggling of LED by the configuring times of interrupt TIVA programming is successfully completed.



Ans  
Date

Hibernation Mode and wake on  
RTC interrupt

Page No.

43

Date

Aim:-

Hibernation module and the loco power modes of the TIVA-C series device, place the device in sleep mode and wake in RTC interrupt.

Software required:

Code Composer Studio (CCS).

Hardware required:

TM4C123GH6M launch pad plugged into PC via USB.


Theory:

The clock (crystal or) external oscillator can drive the hibernation module RTC to implicitly and speed development in C-series device based on EK application. The intent of this workshop is to be a place where a person with a few C and some MC experience can familiarize themselves with the TIVA-TM4C123GX1 series parts CCS.


Description:

The hibernation module manage removal of restoration of power to provide a means for reducing system power consumption when the processor and peripherals are power can be completely removed with only the hibernation module, removing

flowchart:



flowchart



powered power can be restored based on an external signal or set a creation time using the built in RTC.

The hibernation module can be independently supplied from an external battery or an auxiliary power supply. The hibernation module has following features.

- 32-bit need time, second, counter RTC with 1/32, 768 second resolution and a 15-bit subsecond counter
- 32-bit RTC seconds match register and a 15 bit sub seconds match for timid wake up and interrupt Generation with 1/32, 768 seconds resolution
- RTC provides time for making fine adjustments to the check (or) clock state of two mechanisms for power control using discrete external regulators.
- On Chip-power control using internal switches under register control.
- Dedicated pin for waking using an external signal
- GPIO pin state can be retained using hibernation
- 16 32-bit words of battery-backed memory to save state during hibernation
- programmable interrupt for

- \* RTC match
- \* external wake
- \* low battery.

program:

```
#include "utils/utstdlib.h"
#include "inc/hw-types.h"
#include "inc/hw-memmap.h"
#include "driverlib/sysctl.h"
#include "driverlib/pin-mcp.h"
#include "driverlib/debug.h"
#include "driverlib/hibernate.h"
#include "driverlib/gpio.h".
```

~~int main (void)~~

{

SYSCTL\_clockset(SYSCTL\_SYSDIV\_5|SYSCTL\_USC\_PLL)  
 SYSCTL\_XTAL\_16MHz|SYSCTL\_OSC\_MAIN);

SYSCTL\_peripheral\_enable(SYSCTL\_PERIPH\_GPIOE).  
 GPIO PIN Type. GPIO output(GPIO\_PORTE\_BASE,

GPIO\_PIN\_1|GPIO\_PIN\_2|GPIO\_PIN\_3|GPIO\_PIN\_4|

GPIO pin config(GPIO\_PORTF\_BASE,GPIO\_PIN\_1|

GPIO\_PIN\_2|GPIO\_PIN\_3,0x00);

SYSCTL\_peripheral\_enable(SYSCTL\_PERIPH\_HIBERNATE);

Hibernate enable expclk(SYSCTL\_MCK\_GCR);

Hibernate GPIO retention enable();

SYSCTL\_Delay(64000000);

Hibernate RTC\_set(0);

```
Hibernate RTC Enable();  
Hibernate RTC match set(0,5);  
Hibernate Wake set(HIBERNATE_WAKE_PIN|HIBERNATE_WAKE_RTC);  
GPIO pin write(GPIO_PORTF_BASE, GPIO_PIN_3,  
0x00);  
Hibernate Request();  
while(1)
```

1

2

3

Result:

Hence, hibernation module and the low power modes of the TIVA-C series device place the device in sleep mode and wake on RTC interrupt is successfully completed.

# PWM GENERATION.

Page No.

49

Date

Aim:

To generate a pulse width modulation using PWM module on Tiva.

Software required:

Code Composer studio.

Hardware required

→ TM4C123G+6PM launchpad plugged into pc via USB

→ An oscilloscope to observe the result.

Description:

Pulse width modulation is a method of digitally encoding analogy signal levels. High resolution digital counters are used to generate square wave of a given frequency and the duty cycle of that square wave is modulated to encode the analog signal.

The TM4C123G+6PM has two PWM modules. Each PWM module consists of:

→ four PWM generate blocks


→ A control block which determine the polarity of the sigs and which signals are passed to the pins.

Each PWM generator block produces

→ two independent output signals of the same frequency.

→ A pair of complementary signals with

flowchart:-



deadband generation.  
→ eight output total

Program:-

```
#include <stdint.h>
#include <stdbool.h>
#include "inc/hco-mem-map.h"
#include "inc/hco-types.h"
#include "driverlib\sysctl.h"
#include "driverlib\gpio.h"
#include "driverlib\debug.h"
#include "driverlib\pwm.h"
#include "driverlib\pin-map.h"
#include "inc\hw-gpio.h"
#include "driverlib\mm.h"

intmain(void)
{
    int i=0;
    volatile uint8_t vi8Adjust;
    //clock SETTINGS - SET SYSTEM CLOCK TO 40MHz
    //SYSCTL clockset (SYSCTL-SYSDIV-5(SYSCL
    -USE-PLL) SYSCTL-OSC-MAIN|SYSCTL-XTAL-
    16MHz);
    //SET PWM CLOCK AS SYSTEM CLOCK DIVIDER
    By 64 SYSCTL_PWMclockset (SYSCTL-PWMDIV-
    64);
    //PERIPHERAL CONFIGURATION
```

SYSCTL peripheral enable (SYSCTL-PERIPH-PWM1);  
 // PWM PERIPHERAL ENABLE

SYSCTL peripheral enable (SYSCTL-PERIPH-GPIOD);  
 // GPIO for PWM

GPIOD pin type PWM (GPIOD-PDDR-BASE,  
 GPIOD-PIN-0);

GPIOD pin configure (GPIOD-PDD-M1PWM0);

PWM Gen configure (PWM1-BASE, PWM-GEN-0;  
 PWM-GEN-MODE-DOWN);

WITH MODE OF OPERATION AS COUNTING

PWM Gen period set (PWM1-BASE, PWM-GEN-0, 100);

PWM output state (PWM1-BASE, PWM-OUT-0-BI  
 true);

PWM Gen enable (PWM1-BASE, PWM-GEN-0);  
 while(1)

{

for (i=1; i<11; i++)

{

ui8adjust = i \* 10;

// GPIO FOR PWM

PWM pulse width set (PWM1-BASE, PWM-OUT-0,  
 ui8adjust);

SYSCTL Delay (4000000);

}

}

y

Practical work  
on TIVA

Practical work

on TIVA

Practical work

on TIVA


Result:

Hence generated a pulse width modulation (Pwm) using pwm module on TIVA is successfully completed.



Done

flowchart:



**Aim:**

To connect the TINA-to-terminal on PC and echo back the data using UART.

Software required:

→ Code Composer Studio

→ Serial terminal software.

Hardware required:

TM4C123GH6PM launch pad plugged into PC via USB.

**Description:**

The TM4C123GH6PM controller includes eight universal asynchronous receiver/transmitter with programmable baud-rate generator allowing speeds up to 5 mbps for regular speed and 10mbps for high speed. It has separate 16x8 transmit and receive FIFOs to reduce CPU interrupt service loading programming FIFO length, including 1-byte deep operation providing conventional double-buffered interface.

Fully programmable serial interface characteristic is given below

→ 5, 6, 7 or 8 data bits

→ Even, odd, stick or no-parity bit generation/detection

→ 1 or 2 stop bit generation

→ It supports standard FIFO level and end-of

transmission interrupt and efficient transfer using micro direct memory access controller which has separate channels for transmit and receiver.

program:

```
#include <stdint.h>
#include <stdbool.h>
#include "inc/hw-memmap.h"
#include "inc/hw-types.h"
#include "driverlib/gpio.h"
#include "driverlib/pin-map.h"
#include "driverlib/sysctl.h"
#include "driverlib/vuart.h"

#define GPIO_PA0_UORX 0x00000001
#define GPIO_PA1_UOTX 0x00000040

int main(void)
{
    // system clock at 40MHz
    // sysctl clock set (sysctl-sysdiv-5/sysctl-lst-pll)
    // sysctl-osc-main/sysctl-xtal-16MHz

    // enable peripheral UART0
    sysctl_peripheral_enable(SYSCTL_PERIPH_UART0);
    sysctl_peripheral_enable(SYSCTL_PERIPH_GPIO);

    GPIO_pin_configure(GPIO_PA0_UORX);
    GPIO_pin_configure(GPIO_PA1_UOTX);
    GPIO_pin_type(VARTC_GPIO_PORTA_BASE, GPIO_PIN_0);
    GPIO_pin_type(VARTC_GPIO_PORTA_BASE, GPIO_PIN_1);
}
```

UART config set exptc (UART0-BASE, sysclk / 1000000);  
 Get ( ) 1125200;

UART\_CONFIG\_WLEN - 8 | UART\_CONFIG\_STOPONE |

UART\_CONFIG\_PAR\_NONE);

UART charput (UART0-BASE, 'E');

UART charput (UART0-BASE, 'c');

UART char put (UART0-BASE, 'h');

UART char put (UART0-BASE, 'o');

UART char put (UART0-BASE, " ");

UART char put (UART0-BASE, '0');

UART char put (UART0-BASE, 't');

UART char put (UART0-BASE, 'p');

UART char put (UART0-BASE, '0');

UART char put (UART0-BASE, 'n');

UART char put (UART0-BASE, 'f');

UART char put (UART0-BASE, ':');

UART char put (UART0-BASE, ','');

UART char put (UART0-BASE, '\n');

while (1)

{

if (UART charAvail (UART0-BASE)) UART charget (UART0-BASE, UARTcharGet (UART0-BASE));

z

✓

(A)

(B)

## Result

Hence the Tiva to terminal on PC  
and echo back the data using a UART  
is successfully completed.