

1

2

3

4

5

6


Zynq PicoZed

Avnet Engineering Services

www.picozed.org

Function	Sheet Number
Cover Sheet	1
Block Diagram	2
DDR3	3
QSPI FLASH, eMMC	4
ETHERNET, USB	5
BANK 34, BANK 35	6
BANK 0, BANK 13, JTAG	7
MICROHEADERS - JX1 and JX2	8
MICROHEADER - JX3	9
DEVICE POWER	10
POWER, RESET	11
Back Page	12

<



* eMMC and MIO Interface Shared on JX2

Zynq PS DDR - Bank 502

U1G
Zynq 2019/2020 SOC CL680

BANK 502

PS_DDR_DQ0_502	DDR3 DQ0
PS_DDR_DQ1_502	DDR3 DQ1
PS_DDR_DQ2_502	DDR3 DQ2
PS_DDR_DQ3_502	DDR3 DQ3
PS_DDR_DQ4_502	DDR3 DQ4
PS_DDR_DQ5_502	DDR3 DQ5
PS_DDR_DQ6_502	DDR3 DQ6
PS_DDR_DQ7_502	DDR3 DQ7
PS_DDR_DQ8_502	DDR3 DQ8
PS_DDR_DQ9_502	DDR3 DQ9
PS_DDR_DQ10_502	DDR3 DQ10
PS_DDR_DQ11_502	DDR3 DQ11
PS_DDR_DQ12_502	DDR3 DQ12
PS_DDR_DQ13_502	DDR3 DQ13
PS_DDR_DQ14_502	DDR3 DQ14
PS_DDR_DQ15_502	DDR3 DQ15
PS_DDR_DQ16_502	DDR3 DQ16
PS_DDR_DQ17_502	DDR3 DQ17
PS_DDR_DQ18_502	DDR3 DQ18
PS_DDR_DQ19_502	DDR3 DQ19
PS_DDR_DQ20_502	DDR3 DQ20
PS_DDR_DQ21_502	DDR3 DQ21
PS_DDR_DQ22_502	DDR3 DQ22
PS_DDR_DQ23_502	DDR3 DQ23
PS_DDR_DQ24_502	DDR3 DQ24
PS_DDR_DQ25_502	DDR3 DQ25
PS_DDR_DQ26_502	DDR3 DQ26
PS_DDR_DQ27_502	DDR3 DQ27
PS_DDR_DQ28_502	DDR3 DQ28
PS_DDR_DQ29_502	DDR3 DQ29
PS_DDR_DQ30_502	DDR3 DQ30
PS_DDR_DQ31_502	DDR3 DQ31

PS_DDR_A0_502	DDR3 A0
PS_DDR_A1_502	DDR3 A1
PS_DDR_A2_502	DDR3 A2
PS_DDR_A3_502	DDR3 A3
PS_DDR_A4_502	DDR3 A4
PS_DDR_A5_502	DDR3 A5
PS_DDR_A6_502	DDR3 A6
PS_DDR_A7_502	DDR3 A7
PS_DDR_A8_502	DDR3 A8
PS_DDR_A9_502	DDR3 A9
PS_DDR_A10_502	DDR3 A10
PS_DDR_A11_502	DDR3 A11
PS_DDR_A12_502	DDR3 A12
PS_DDR_A13_502	DDR3 A13
PS_DDR_A14_502	DDR3 A14

PS_DDR_DQS_P0_502	DDR3 DQS0 3 P
PS_DDR_DQS_N0_502	DDR3 DQS0 3 N
PS_DDR_DQS_P1_502	DDR3 DQS1 3 P
PS_DDR_DQS_N1_502	DDR3 DQS1 3 N
PS_DDR_DQS_P2_502	DDR3 DQS2 3 P
PS_DDR_DQS_N2_502	DDR3 DQS2 3 N
PS_DDR_DQS_P3_502	DDR3 DQS3 3 P
PS_DDR_DQS_N3_502	DDR3 DQS3 3 N
PS_DDR_CK0_502	DDR3 CK0 3 P
PS_DDR_CK0_N_502	DDR3 CK0 3 N

PS_DDR_BA0_502	DDR3 BA0
PS_DDR_BA1_502	DDR3 BA1
PS_DDR_BA2_502	DDR3 BA2

PS_DDR_DM0_502	DDR3 DM0
PS_DDR_DM1_502	DDR3 DM1
PS_DDR_DM2_502	DDR3 DM2
PS_DDR_DM3_502	DDR3 DM3

PS_DDR_CS#_502	DDR3 CS#
PS_DDR_WE#_502	DDR3 WE#
PS_DDR_CAS#_502	DDR3 CAS#
PS_DDR_RAS#_502	DDR3 RAS#
PS_DDR_ODT_502	DDR3 ODT

PS_DDR_RSTB_502	DDR3 RESET#
-----------------	-------------

PS_DDR_VPP_502	DDR3 VPP
PS_DDR_VRN_502	DDR3 VRN

DDR3_D_B1[0] - DDR3 DQ[7..0]
DDR3_D_B1[1] - DDR3 DQ[15..8]
DDR3_D_B1[2] - DDR3 DQ[23..16]
DDR3_D_B1[3] - DDR3 DQ[31..24]

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR

DDR3_PWR


DDR3_PWR

DDR3_PWR

Layout Note:
Use Fly-by routing and termination for DDR3 control signals.
Resistors should be placed past the last memory IC & as close to the device as possible.

Layout Note:
DDR3 trace lengths must include Zynq package flight times.
See UG933 and Layout Guidelines.


Layout Note:
DDR3 target trace impedances are as follows:
Single Ended Signals = 40 ohms
Differential Signals = 80 ohms



Default: Pins 1 - 2, 4.75K-ohm resistor.

NOTE:
RESET# requires a Pull Down resistor through FPGA Configuration. See UG933p62 and Answer Record 55616.


DDR3 Termination Supply






Zynq PS MIO - Bank 500

U11E
Zynq 7010/7020 SOC CLG400


BANK 500




PG MODULE 1[15B], 5[1C], 8[4A]




MUX SEL: Default - eMMC




PMOD / MUX SEL: Default - MUX SEL



Embedded eMMC: 2GB, 4GB, 8GB




QSPI





Boot Mode Select

BOOT MODE	JT4	SW1 (1-3)	SW1 (4-6)
QSPI	X	LOW (2-3)	HIGH (4-5)
SD CARD	X	HIGH (1-2)	HIGH (4-5)
JTAG	X	LOW (2-3)	LOW (5-6)
IND JTAG	HIGH (2-3)	LOW (2-3)	LOW (5-6)
CASCADE JTAG	LOW (1-2)	LOW (2-3)	LOW (5-6)




CASCADE JTAG - DEFAULT MODE

[illegible][illegible]

U11C
Zynq 7010/7020 SOC CLG400

BANK 34


IO_0_34
IO_1L1P_T0_34
IO_1L1N_T0_34
IO_1L2P_T0_34
IO_1L2N_T0_34
IO_L3P_T0_DQS_PUOC_B_34
IO_L3N_T0_DQS_34
IO_1L4P_T0_34
IO_1L4N_T0_34
IO_1L5P_T0_34
IO_1L5N_T0_34
IO_1L6P_T0_34
IO_1L6N_T0_VREF_34
IO_1L7P_T1_34
IO_1L7N_T1_34
IO_1L8P_T1_34
IO_1L8N_T1_34
IO_1L9P_T1_DQS_34
IO_1L9N_T1_DQS_34
IO_1L10P_T1_34
IO_1L10N_T1_34
IO_1L11P_T1_SRCC_34
IO_1L11N_T1_SRCC_34
IO_1L12P_T1_MRCC_34
IO_1L12N_T1_MRCC_34
IO_1L13P_T2_MRCC_34
IO_1L13N_T2_MRCC_34
IO_1L14P_T2_SRCC_34
IO_1L14N_T2_SRCC_34
IO_1L15P_T2_DQS_34
IO_1L15N_T2_DQS_34
IO_1L16P_T2_34
IO_1L16N_T2_34
IO_1L17P_T2_34
IO_1L17N_T2_34
IO_1L18P_T2_34
IO_1L18N_T2_34
IO_1L19P_T3_34
IO_1L19N_T3_VREF_34
IO_1L20P_T3_34
IO_1L20N_T3_34
IO_1L21P_T3_DQS_34
IO_1L21N_T3_DQS_34
IO_1L22P_T3_34
IO_1L22N_T3_34
IO_1L23P_T3_34
IO_1L23N_T3_34
IO_1L24P_T3_34
IO_1L24N_T3_34
IO_25_34




U11D
Zynq 7010/7020 SOC CLG400

BANK 35

IO_0_35
IO_1L1P_T0_AD0P_35
IO_1L1N_T0_AD0N_35
IO_1L2P_T0_AD0P_35
IO_1L2N_T0_AD0N_35
IO_L3P_T0_DQS_AD1P_35
IO_L3N_T0_DQS_AD1N_35
IO_1L4P_T0_35
IO_1L4N_T0_35
IO_1L5P_T0_AD0P_35
IO_1L5N_T0_AD0N_35
IO_1L6P_T0_35
IO_1L6N_T0_VREF_35
IO_1L8P_T1_DQS_AD0P_35
IO_1L8N_T1_DQS_AD0N_35
IO_1L7P_T1_AD0P_35
IO_1L7N_T1_AD0N_35
IO_1L8P_T1_AD10P_35
IO_1L8N_T1_AD10N_35
IO_1L10P_T1_AD11P_35
IO_1L10N_T1_AD11N_35
IO_1L11P_T1_SRCC_35
IO_1L11N_T1_SRCC_35
IO_1L12P_T1_MRCC_35
IO_1L12N_T1_MRCC_35
IO_1L13P_T2_MRCC_35
IO_1L13N_T2_MRCC_35
IO_1L14P_T2_AD0P_SRCC_35
IO_1L14N_T2_AD0N_SRCC_35
IO_1L16P_T2_35
IO_1L16N_T2_35
IO_1L15P_T2_DQS_AD12P_35
IO_1L15N_T2_DQS_AD12N_35
IO_1L18P_T2_AD13P_35
IO_1L18N_T2_AD13N_35
IO_1L17P_T2_AD0P_35
IO_1L17N_T2_AD0N_35
IO_1L20P_T3_AD0P_35
IO_1L20N_T3_AD0N_35
IO_1L19P_T3_35
IO_1L19N_T3_VREF_35
IO_1L21P_T3_DQS_AD14P_35
IO_1L21N_T3_DQS_AD14N_35
IO_1L22P_T3_AD0P_35
IO_1L22N_T3_AD0N_35
IO_1L23P_T3_35
IO_1L23N_T3_35
IO_1L24P_T3_AD15P_35
IO_1L24N_T3_AD15N_35
IO_25_35





U11A
Zynq 7010/7020 SOC CLG400




U11B
Zynq 7010/7020 SOC CLG400

**BANK 13
(Z7020 Only)**










All RSVD_MGT* signals are RESERVED for devices with MGTs.

ZYNQ MIO POTENTIAL MAPPING OPTIONS:

SDIO INTERFACE
PS_MIO40 - SD_CLK through a 40.2-ohm RES
PS_MIO41 - SD_CMD
PS_MIO42 - SD_D0
PS_MIO43 - SD_D1
PS_MIO44 - SD_D2
PS_MIO45 - SD_D3
PS_MIO46 - SD_CD

UART INTERFACE
PS_MIO48 - UART_RXD (Tie to the TXD pin of a UART)
PS_MIO49 - UART_TXD (Tie to the RXD pin of a UART)

BANK13_LVDS_12_P/N thru BANK13_LVDS_16_P/N is reserved for larger density BANK13



Revision Notes:

- 24 Ugr 4236
1) Multiplexed JX2 MIO signals with EMMC
2) Removed Push Button Footprint
3) Incorporated ETHERNET RESET circuit
4) Added bulk cap to AVDD18
5) Added GND Testpoints

15 Sep 2014
1) Updated BOOT MODE table

Mechanicals:

