



Zynq PicoZed 7015/7030	
Avnet Engineering Services	
www.microzed.org	
Function	Sheet Number
Cover Sheet	1
Block Diagram	2
DDR3	3
GTP, QSPI FLASH, eMMC	4
ETHERNET, USB	5
BANK 34, BANK 35	6
BANK 0, BANK 13, JTAG	7
MICROHEADERS - JX1 and JX2	8
MICROHEADER - JX3	9
DEVICE POWER	10
POWER, RESET	11
Back Page	12









Embedded eMMC: 2GB, 4GB, 8GB



**Layout Note:**  
These unused pins shorted intentionally to break out of BGA.




**CASCADE JTAG - DEFAULT MODE**





**Layout Note:**




MGTAVTTRCAL and MGTRREF signal traces are to be of equal length.


## BANK 501




U5  
88E1512-XX-NNP2100







 <b>AVNET</b> <small>AN ELECTRONIC CORP.</small>		<b>Avnet Engineering Services</b>	
<b>Title:</b>		<b>06 - BANKS 34 and 35.SchDoc</b>	
<b>Size:</b> <b>B</b>	<b>Document Number:</b>	<b>PicoZed 7015/7030</b>	
<b>Date:</b> 12/3/2014		<b>Sheet</b> 6	<b>of</b> 12
		<b>Rev:</b> <b>C</b>	

U1A

**BANK 0**

Zynq 7015/7030 SOC SBG485

U1B

**BANK 13**

Zynq 7015/7030 SOC SBG485



Avnet Engineering Services

Title:

**07 - BANK 0, BANK13, JTAG.SchDoc**

Size:

Document Number:

B


**PicoZed 7015/7030**

Rev: C


Date: 12/3/2014

















Sheet 7 of 12













## Revision History

### Rev B

Original release


### Rev C

- 1) Updated Block Diagram
- 2) Added shared circuit MIO47 to JX3 and ETHERNET RESET
- 3) Added RC time constant to ETHERNET RESET
- 4) DDR3L/DDR3 option note added
- 5) Renamed 1.5V and DDR3\_0V75 power nets
- 6) Changed U4.2 connection from 1.8V to 3.3V
- 7) Changed JX1/JX2 connections to Zynq Bank 34/35 Clock Capable Pins


## Mechanicals:




### PCB Mounting Holes



### GND Test Points



 Avnet Engineering Services			
Title: 12 - Back Page.SchDoc			
Size: B	Document Number: PicoZed 7015/7030		Rev: C
Date: 12/3/2014	Sheet 12 of 12		