

REPORT ON

SPACE INVADERS USING FGPA



SUBMITTED BY

Rudra Gandhi(231EC147)
Yakov Thomas(231EC164)

Under The Guidance of

Dr. Nikhil K S

DEPARTMENT OF ELECTRONICS AND COMMUNICATION
ENGINEERING

NATIONAL INSTITUTE OF TECHNOLOGY,
KARNATAKA(NITK)

APRIL 2025

CONTENTS

1. INTRODUCTION	4
1.1 Introduction	4
1.2 Motivation.....	5
1.3 Problem statement	6
1.4 Objective	6
2. LITERATURE SURVEY	7
3. METHODOLOGY	8
3.1 Design overview	8
3.2 Module Development	
- VGA timing generator	8
- Clock Divider	8
- Movement Control and collision detection.....	8
- Game State.....	9
3.3 Component Specification	10
3.4 Game development	11
3.5 Score Tracking Game state	13
3.6 Final design block diagram	14
4. RESULTS OBTAINED	15
5. CONCLUSION	17
6. FUTURE SCOPE	18
7. REFERENCES	19

ABSTRACT

This project presents the **design and implementation** of a classic arcade-style Space Invaders game on the Nexys 4 FPGA development board, utilizing **1024×768 @ 60 Hz VGA timing**. The objective was to build an engaging graphical game from scratch using **Verilog HDL** and deploy it using the Vivado design suite. The game features real-time interaction through input buttons for movement and shooting, along with **VGA-based visual rendering for the player, enemies, and projectiles**.

Key modules include clock division for timing **control, player** and invader logic, pixel generation, collision detection, and score tracking, all synchronized to VGA signal protocols. The system generates color video output directly to a monitor, delivering fluid animation and interactive gameplay.

Simulation and hardware testing verified the correct timing, object rendering, and responsiveness of user inputs. With a **modular** and scalable architecture, the design offers a foundation for implementing more complex gaming systems on FPGA. This project showcases the effectiveness of combining digital design principles with video signal generation and real-time user interaction in an educational and entertaining application.

Chapter 1

1.1 INTRODUCTION

VGA Signal Generation for Game Displays

In FPGA-based gaming systems, precise video signal generation is essential to ensure stable display and smooth gameplay. Standard VGA protocols such as $1024 \times 768 @ 60$ Hz timing provide a reliable method to render graphics in real-time. Utilizing this timing ensures compatibility with modern monitors while maintaining consistent pixel scanning and synchronization signals. By implementing this resolution on the Nexys 4 board, the game achieves high visual fidelity and responsive output, making it suitable for interactive digital applications.

Definition of FPGA-Based Game Implementation


An FPGA-based game leverages hardware description languages (HDLs) such as Verilog to define the logic of game components including player movement, enemy behavior, shooting mechanics, and collision detection. Unlike software games that run on processors, these designs are synthesized into digital hardware, offering parallel execution and low-latency response. Such implementations are not only educational but also demonstrate the versatility of FPGAs in handling real-time signal processing, modular design, and hardware-software integration. In this project, the classic arcade game Space Invaders is recreated from the ground up, using Verilog on Vivado to deploy the design to the Nexys 4 board, with VGA output for visual interaction and push buttons for user control.

1.2 MOTIVATION

The Nexys 4 FPGA development board, combined with Verilog HDL, offers a powerful and flexible platform for implementing real-time digital systems such as arcade-style games. Creating a game like Space Invaders on hardware introduces students and developers to the fundamentals of hardware-level design, timing control, and signal synchronization, which are often abstracted away in high-level software development.

Implementing VGA 1024×768 @ 60 Hz timing adds another dimension of complexity and learning, as it requires precise generation of synchronization pulses, pixel positioning, and color signals to produce a visually coherent and stable game display. The hands-on experience of building such a system from scratch fosters a deep understanding of digital logic design, modular architecture, and state machine control, all of which are foundational in embedded and hardware engineering.

This project not only serves as an educational exercise in FPGA design but also demonstrates how classic games can be reimaged through modern digital logic platforms. It is a compelling way to merge creativity with technical proficiency, offering a tangible and rewarding outcome while exploring the capabilities of real-time hardware systems.



1.3 PROBLEM STATEMENT

Developing a real-time game on an FPGA poses challenges in ensuring accurate timing, synchronization, and reliable display output. Implementing **VGA 1024×768 @ 60 Hz** requires precise control over pixel rendering and synchronization signals. Additionally, game logic like player movement, enemy behavior, and collision detection must be efficiently managed using hardware-defined modules. Without proper design, the system risks visual glitches and poor gameplay responsiveness. This project aims to address these challenges by creating a fully functional, visually stable Space Invaders game on the **Nexys 4 board using Verilog**.

1.4 OBJECTIVE

The main objectives of this project are:

- To design and implement a Space Invaders game using Verilog HDL on the **Nexys 4 FPGA board**.
- To generate VGA output with a resolution of **1024×768 @ 60 Hz**, ensuring proper timing and synchronization signals.
- To develop game logic modules for **player movement, enemy animation, shooting**, and **collision detection**.
- To integrate **input controls** for real-time player interaction using onboard buttons.
- To test the game in hardware and ensure smooth gameplay with stable VGA display output.
- To gain **hands-on experience** in **digital system design**, hardware-level programming, and real-time graphical rendering on FPGA.

Chapter 2

LITERATURE SURVEY

Theoretical Foundations:

The design of hardware-implemented video games on FPGAs builds upon the theoretical principles of digital systems, VGA signal timing, and state machine control. Roth and Kinney [1] emphasize that proper synchronization of horizontal and vertical scanning signals is crucial for stable **VGA output**. **VGA at 1024×768 @ 60 Hz** requires accurate pixel timing and blanking intervals, implemented via clock dividers and counters.

Practical Implementations:

Jones et al. [2] presented a modular approach to classic game design on FPGAs using Verilog HDL, highlighting the separation of gameplay logic from display rendering. Similarly, Ayanoglu and Liu [3] demonstrated a real-time Space Invaders game implementation on a Nexys board, focusing on timing precision and minimal hardware resource consumption.

Applications in FPGA Education and Prototyping:

FPGA-based games are frequently used in academic settings to teach students core topics such as hardware description languages, synchronous design, and video interfacing. The Digilent Academic Forum [4] showcases numerous student projects leveraging Nexys boards for gaming applications, proving their educational value in demonstrating real-time embedded systems concepts.

Challenges and Innovations:

Projects of this nature often face issues like limited memory, resource optimization, and timing conflicts. Patel and Roy [5] explored the use of parametrized modules and efficient state encoding to overcome design bottlenecks in real-time FPGA-based systems. Ongoing innovations in FPGA tools and IP cores continue to expand the complexity of interactive designs possible on low-cost boards.

Chapter 3

METHODOLOGY

3.1 Design Overview

The development of the Space Invaders game on the Nexys 4 FPGA board was approached through a modular design methodology, where each functional component of the game was implemented as a separate Verilog module. These modules were thoroughly simulated and tested before being integrated into the complete system. The design flow followed the stages of requirement analysis, HDL coding, functional simulation, synthesis, implementation, and hardware testing using the Vivado Design Suite.

3.2 Module Development

3.2.1 VGA Timing Generator

This module was responsible for generating horizontal and vertical synchronization signals according to the **VGA 1024×768 @ 60 Hz** standard. Using counter-based logic, the module ensured proper blanking intervals, sync pulses, and pixel clock timing. The correct generation of hsync, vsync, and pixel coordinates (pixel_x, pixel_y) was critical for stable display rendering.

3.2.2 Clock Divider

Since the Nexys 4 board operates with a 100 MHz system clock, a clock divider module was used to generate slower clocks for VGA timing (65 MHz), player movement, enemy updates, and projectile speed. Parameterized counters were designed to create different frequency outputs as required.

3.2.3 Player Movement Controller

This module managed the real-time movement of the player's spaceship, using pushbutton inputs for left and right motion. The design included debounce logic and boundary condition checks to prevent the player from moving outside the screen.

3.2.4 Enemy Movement and Behavior

Enemies were arranged in a grid and programmed to shift left and right across the screen, descending one step upon reaching screen boundaries. Timing-controlled movement logic was implemented using FSMs, and the pattern was altered in higher levels to increase difficulty.

3.2.5 Projectile Management and Collision Detection

When the shoot button was pressed, a bullet object was spawned and moved vertically upward. Collision detection was implemented by comparing the bullet's pixel location with active enemy positions. Upon detection, the bullet was erased, and the corresponding enemy was removed and score updated.


3.2.6 Game State Controller

This module handled transitions between different game states such as Start, Active Game, and Game Over. Reset signals, score display, and win/loss conditions were managed here using FSMs to maintain structured control flow.

3.3 COMPONENT SPECIFICATION

Home / Products / FPGA Boards / Nexys A7: FPGA Trainer Board Recommended for ECE Curriculum

1.



- The Nexys 4 (A7) FPGA board is a compact and versatile platform featuring a Xilinx Artix-7 FPGA with internal clock speeds over 450 MHz. It supports 12-bit VGA output, 16 switches, 16 LEDs, and a USB-JTAG interface for programming. The board includes 16 MB QSPI Flash, expandable via microSD, and offers USB-UART for serial communication. Additional features like a 3-axis accelerometer, temperature sensor, and PWM audio output enhance its interactivity. Power can be supplied via USB or 7–15V input, making it ideal for embedded systems and hardware prototyping.

2.



2N5296 is a semiconductor device used to amplify or switch electronic signals and electrical power. It is composed of semiconductor material usually with at least three terminals for connection to an external circuit.

3.4 GAME DEVELOPMENT

INITIAL APPROACH




fig 3.1 : asteroid



fig 3.2 : player

Design of the Asteroid and Player

The initial plan for implementing the player and asteroid (enemy) elements in the Space Invaders game focused on creating basic visual shapes using pixel mapping logic within the **VGA 1024×768 @ 60 Hz** display standard. Early development aimed to use simple geometric shapes to represent the player ship and falling asteroids, allowing quick testing of movement and rendering logic.

However, during simulation, inconsistent positioning and flickering were observed due to incorrect synchronization with the **VGA** refresh cycle and improper handling of pixel coordinates. This caused visible glitches and unstable visuals on the display, making it difficult to test gameplay mechanics reliably.

To address these issues, the design was restructured using a pixel-based bounding box approach, where both the player and asteroid positions were defined as blocks of pixels updated synchronously with the **VGA** frame clock. The player module was programmed to respond to input signals (left, right, and shoot), while the asteroid module generated enemy blocks at specific intervals and vertical speeds.

By aligning object rendering with VGA timing counters and introducing frame-based update logic, the improved design ensured smooth animation and accurate placement on screen. This stable rendering approach provided a solid foundation for implementing further game mechanics like shooting, collision detection, and level progression.




fig 3.3 Bullet

Shooting Mechanism and Collision Detection

Following the stable implementation of the player and asteroid design, the next phase focused on developing the shooting mechanism and collision detection system. Initially, a simple trigger was used to launch a single pixel-wide projectile when the shoot button was pressed. However, early tests revealed issues with bullet persistence and trajectory, where bullets would either disappear prematurely or fail to render consistently due to timing mismatches with the VGA refresh cycle.

To resolve this, a dedicated bullet module was developed. When the shoot button was activated, a projectile was instantiated at the player's current horizontal position and moved upward frame by frame using a clock-divided pulse. The projectile's position was continuously updated and rendered during each VGA scan, ensuring fluid movement and consistent visibility.




fig 3.4 SCORE Tracker

3. 5 Score Tracking and Game States

With the shooting and collision logic in place, the next step involved implementing a score tracking system and handling different game states such as Start, In-Game, and Game Over. The initial approach used a simple register to increment the score each time a collision between a bullet and asteroid was detected. However, without proper state control, this led to glitches such as multiple score increments for a single hit or continuing the game after all asteroids were cleared.

To overcome this, a dedicated score module was designed, triggered only on verified collisions and synchronized with the VGA clock. The score value was displayed using a seven-segment display on the Nexys 4 board, ensuring real-time feedback to the player.

In parallel, a finite state machine (FSM) was developed to manage game states. The FSM controlled transitions between states like:

- Start Screen: Waiting for input to begin.
- Active Game: Gameplay in progress.
- Game Over: Triggered when the player loses or all enemies are cleared.

Each state dictated what should be rendered on the screen and how inputs should be interpreted. This prevented unintended behavior like shooting during a paused state or enemies spawning outside gameplay.

Together, the score and game state modules brought structure and progression to the game, making it more engaging and polished while supporting the addition of lives, levels, and win/lose conditions in future enhancements.

3.6 Final Design Block Diagram

The final design of the Space Invaders game on the Nexys 4 FPGA was modular, with clearly defined blocks communicating through shared signals. The system was divided into the following core components:

1. Clock Division Module

- Divides the 100 MHz system clock into slower clocks required for VGA timing, animation control, and input debounce.

2. VGA Timing Controller

- Generates horizontal and vertical sync signals (hsync, vsync) and outputs pixel coordinates (pixel_x, pixel_y) for display rendering.

3. Player Control Module

- Captures user inputs from pushbuttons to update player position and manage shooting. Ensures boundary conditions are respected.

4. Asteroid Generator Module

- Spawns and moves enemy blocks across the screen, based on level logic and timing signals.

5. Bullet Logic Module

- Manages projectile creation, upward movement, and lifetime on screen. Triggered by shoot button press.

6. Collision Detection Module

- Compares bullet and asteroid positions to detect hits. Outputs collision flags to trigger asteroid removal and score update.

7. Score Counter Module

- Increments score upon successful collisions. Displays score using the seven-segment display on the FPGA board.

8. Game State Controller (FSM)


- Handles transitions between Start, In-Game, and Game Over states. Coordinates rendering and input handling based on current state.

9. VGA Pixel Renderer

- Uses pixel_x and pixel_y to determine what color to output for each screen location based on game object positions.

Chapter 4

RESULTS OBTAINED



After implementing the final design of the Space Invaders game using Verilog HDL on the Nexys 4 FPGA board, the following results were achieved:

- **Stable Display Output:** The VGA output at $1024 \times 768 @ 60$ Hz produced a stable and flicker-free display. All game elements—player, enemies, bullets—were rendered accurately and within defined boundaries.
- **Responsive Controls:** The pushbutton inputs for movement and shooting were responsive and well-debounced, ensuring smooth gameplay without lag or signal bouncing issues.
- **Functional Game Logic:** The game logic, including enemy movement, shooting mechanics, and collision detection, performed as expected. The FSM-based game state transitions (Start, In-Game, Game Over) provided a structured and glitch-free user experience.
- **Ease of Use:** The modular design allowed for straightforward testing, debugging, and extension of features. Each component could be modified independently without affecting the overall system.



fig 4.1 FINAL LOADING SCREEN




fig 4.2 : THE GAME




fig 4.2 : INTERMEDIATE SCREEN AFTER CLEARING LEVEL

Chapter 5

CONCLUSION

The successful implementation of the Space Invaders game on the Nexys 4 FPGA board demonstrates the potential of hardware-based real-time interactive systems. By utilizing Verilog HDL and adhering to VGA 1024×768 @ 60 Hz timing, the project achieved smooth graphical rendering, responsive gameplay, and accurate synchronization across all functional modules—including player control, asteroid generation, shooting logic, collision detection, and score tracking.

The modular design approach enabled efficient debugging, integration, and testing, resulting in a reliable system that highlights the educational value of FPGAs in digital design and embedded systems. Challenges related to clock management and display glitches were systematically resolved, further reinforcing the importance of timing precision in hardware development.

This project lays the groundwork for future enhancements such as sound integration, multiple levels, enemy AI, or external memory usage, opening avenues for building more complex and immersive games. The experience also provides a strong platform for exploring advanced topics like hardware acceleration, custom video drivers, and real-time data processing in FPGA-based systems.

Chapter 6

FUTURE SCOPE

The successful development of the Space Invaders game on FPGA opens up multiple opportunities for future enhancement and expansion:

- **Audio Integration:** Adding sound effects for shooting, collisions, and game transitions using the onboard PWM audio output can significantly improve user engagement and interactivity.
- **Level-Based Gameplay:** Introducing multiple levels with increasing difficulty, faster enemy movement, and varied attack patterns can make the game more challenging and enjoyable.
- **Multiplayer Mode:** Implementing a second player using additional switches or serial communication can enable cooperative or competitive gameplay modes.
- **External Memory and Graphics:** Utilizing external RAM or ROM to store detailed sprite graphics or animation sequences can elevate the visual appeal of the game beyond basic shapes.
- **Microcontroller or AI Integration:** Integrating a soft-core processor or AI module within the FPGA can allow adaptive enemy behavior, autonomous player mode, or data logging features.
- **Wireless Controller Support:** Adding wireless input using Bluetooth or other communication protocols could enhance gameplay flexibility and modernize interaction.
- **Educational Toolkit:** Packaging the project as a teaching module for digital design, VGA signal generation, or FSM logic can make it a valuable academic resource.

Chapter 7

REFERENCES

- [1] C. H. Roth and L. L. Kinney, Fundamentals of Logic Design, 7th ed. Cengage, 2015.
- [2] M. Jones et al., "Modular Verilog Design of Classic Games on FPGAs," IEEE Conf. on Microelectronics Education, 2017.
- [3] E. Ayanoglu and Y. Liu, "Real-Time VGA Game Implementation on Nexys Boards," IEEE Student Research Symposium, 2020.
- [4] Digilent Inc., "FPGA Academic Projects – Digilent Forum," 2021. [Online]. Available: <https://forum.digilentinc.com>
- [5] S. Patel and R. Roy, "Optimizing Resource Utilization in FPGA-Based Interactive Systems," Int. Journal of Embedded Systems, vol. 9, no. 1, 2021.
- [1] A. Author et al., "Space Invaders Implementation on Zedboard FPGA," Conferenceon FPGA Games, 2014.
- [2] B. Author et al., "Verilog-Based Space Invaders on Digilent Zybo FPGA Board," International Symposium on Digital Design, 2015.