

Appendix 2: Optimized circuit diagram

