
Backlog: every controller fills the buffer; the fast loop drains it sooner
physical buffer ceiling 4.0 Mbit (both paths)
S0 static
S3 LoRA policy head
S5 full pipeline (DPP fast loop)
Time-average backlog Q(t) (Mbit)
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0
50
100
150
200
250
300
Time (s)