ASYNCHORNOUS FIFO

A DISSERTATION SUBMITTED IN PARTIAL FULFILMENT FOR THE COURSE OF

DIGITAL SYSTEMS DESIGN with FPGAs

In

Master of Technology

IN THE FACULTY OF ENGINEERING

BY

GANESH KUMAR SHAW

GUIDED BY

PROF. KURUVILLA VARGHESE



DEPARTMENT OF ELECTRONIC SYSTEMS ENGINEERING
INDIAN INSTITUTE OF SCIENCE, BANGALORE

APRIL 2022

Notations

wdata: write data

waddr: write address

wptr: gray code of waddr

s_wptr: synchronised wptr in read clock domain

wclk: write clock

winc: write address increment signal

rdata: read data

raddr: read address

rptr: gray code of raddr

r_rptr : synchronised rptr in write clock domain

rclk: read clock

rinc: read address increment signal

Contents

Table of Contents					
Li	st of l	Figures		vii	
1	Pre-	study		1	
	1.1	Introd	uction	1	
2	Stud	dy		3	
	2.1	Passin	g Multiple Asynchrnous Signal	3	
		2.1.1	Synchronous FIFO Pointer	3	
		2.1.2	Asynchronous FIFO Pointers	4	
		2.1.3	Empty Status	4	
		2.1.4	Full Status	5	
		2.1.5	How to differentiate between Empty and Full Status	5	
		2.1.6	Binary FIFO pointer consideration	ϵ	
	2.2	Gray c	code counter	ϵ	
		2.2.1	Gray code counter-Style #1	7	
			2.2.1.1 Dual n-bit Gray code cnounter	8	
			2.2.1.2 Additional Gray code counter consideration	g	
		2.2.2	Gray code counter - Style #2	9	
	2.3	Handli	ing full & empty condition	10	
		2.3.1	Generating empty	10	
		2.3.2	Generating full	10	
	2.4	Differe	ent clock speeds	12	
	2.5	Pessin	Pessimistic full & empty		
	2.6	Multi-	hit asynchronous reset	14	

vi

	2.7	Calcula	ation of Fifo Depth	14
		2.7.1	Case-1: $f_w > f_r$ with no idel cycles in both write and read	15
		2.7.2	Case-2: $f_w > f_r$ with one clock cycle delay between two successive reads and writes	15
		2.7.3	Case-3: $f_w > f_r$ with idel cycles in both write and read	15
		2.7.4	Case-4: $f_w > f_r$ with duty cycles given for wr_enb and rd_enb	16
		2.7.5	Case-5: $f_w < f_r$ with no idel cycles in both write and read (i.e., the delay between two consecutive writes and reads is one clock cycle)	16
		2.7.6	Case-6: $f_w < f_r$ with idel cycles in both write and read	16
		2.7.7	Case-7: $f_w = f_r$ with no idel cycles in both write and read	17
		2.7.8	Case-8: $f_w = f_r$ with idel cycles in both write and read	17
3	Desi	gn		19
	3.1	Verilog	g Codes	20
Bi	Bibliography 27			

List of Figures

1.1	Block Diagram	1
2.1	Empty Status Detection	4
2.2	Full Status Detection	5
2.3	Gray code pattern	7
2.4	Dual n bit code counter block diagram-style #1	8
2.5	Dual n bit code counter block diagram-style #2	9
2.6	Problems associated with extracting a 3-bit Gray code from a 4-bit Gray code .	11
3.1	FIFO BLOCK	19
3.2	Timing Simulation(when Wclk>Rclk)	26
3.3	Timing Simulation(when Wclk <rclk)< td=""><td>26</td></rclk)<>	26

Chapter 1

Pre-study

1.1 Introduction

^[1]An asynchronous FIFO refers to a FIFO design where data values are written to a FIFO buffer from one clock domain and the data values are read from the same FIFO buffer from another clock domain, where the two clocks domains are asynchronous to each other.

Asynchronous FIFOs are used to safely pass data from one clock domain to another clock domain.




Figure 1.1: Block Diagram

1.1. Introduction 2

Chapter 2

Study

2.1 Passing Multiple Asynchrnous Signal

Attempting to synchronize multiple changing signals from one clock domain into a new clock domain and insuring that all changing signals are synchronized to the same clock cycle in the new clock domain has been shown to be problematic^[1]. FIFOs are used in designs to safely pass multi-bit data words from one clock domain to another. *Data words are placed into a FIFO buffer memory array by control signals in one clock domain, and the data words are removed from another port of the same FIFO buffer memory array by control signals from a second clock domain.*

2.1.1 Synchronous FIFO Pointer

For synchronous FIFO design ,a FIFO where writes to, and reads from the FIFO buffer are conducted in the same clock domain. To determine full and empty status for an synchronous FIFO design, the write and read address will have to be compared.

Unfortunately, for asynchronous FIFO design, the write-read addressed cannot be used, because two different and asynchronous clocks would be required to control the counter. To determine full and empty status for an asynchronous FIFO design, the write and read pointers will have to be compared(synchronised read and write address).

2.1.2 Asynchronous FIFO Pointers

In order to understand FIFO design, one needs to understand how the FIFO pointers work. The write pointer always points to the next word to be written; therefore, on reset, both pointers are set to zero, which also happens to be the next FIFO word location to be written. On a FIFO-write operation, the memory location that is pointed to by the write pointer is written, and then the write pointer is incremented to point to the next location to be written.

Similarly, the read pointer always points to the current FIFO word to be read. Again on reset, both pointers are reset to zero, the FIFO is empty and the read pointer is pointing to invalid data (because the FIFO is empty and the empty flag is asserted). As soon as the first data word is written to the FIFO, the write pointer increments, the empty flag is cleared, and the read pointer that is still addressing the contents of the first FIFO memory word, immediately drives that first valid word onto the FIFO data output port, to be read by the receiver logic. The fact that the read pointer is always pointing to the next FIFO word to be read means that the receiver logic does not have to use two clock periods to read the data word. If the receiver first had to increment the read pointer before reading a FIFO data word, the receiver would clock once to output the data word from the FIFO, and clock a second time to capture the data word into the receiver. That would be needlessly inefficient.

2.1.3 Empty Status

The FIFO is empty when the read and write pointers are both equal. This condition happens when both pointers are reset to zero during a reset operation, or when the read pointer catches up to the write pointer, having read the last word from the FIFO.




Figure 2.1: Empty Status Detection

2.1.4 Full Status

A FIFO is full when the pointers are again equal, that is, when the write pointer has wrapped around and caught up to the read pointer as well as pointers are reset to zero.




Figure 2.2: Full Status Detection

2.1.5 How to differentiate between Empty and Full Status

One design technique used to distinguish between full and empty is to add an extra bit to each pointer. When the write pointer increments **past the final FIFO address**, the write pointer will increment the unused MSB while setting the rest of the bits back to zero (the FIFO has wrapped and toggled the pointer MSB). The same is done with the read pointer. If the MSBs of the two pointers are different, it means that the write pointer has wrapped one more time that the read pointer which implies **FIFO is now Full**. If the MSBs of the two pointers are the same, it means that both pointers have wrapped the same number of times which implies **FFIFO is now Empty**.

Using n-bit pointers where (n-1) is the number of address bits required to access the entire FIFO memory buffer, the FIFO is empty when both pointers, including the MSBs are equal. And the FIFO is full when both pointers, except the MSBs are equal.

The FIFO design uses n-bit pointers for a FIFO with $2^{(n-1)}$ write-able locations to help handle full and empty conditions.

2.1.6 Binary FIFO pointer consideration

Trying to synchronize a binary count value from one clock domain to another is problematic because every bit of an n-bit counter can change simultaneously (example $7 \rightarrow 8$ in binary numbers is $0111 \rightarrow 1000$, all bits changed). One approach to the problem is sample and hold periodic binary count values in a holding register and pass a synchronized ready signal to the new clock domain. When the ready signal is recognized, the receiving clock domain sends back a synchronized acknowledge signal to the sending clock domain. A sampled pointer must not change until an acknowledge signal is received from the receiving clock domain. A count-value with multiple changing bits can be safely transferred to a new clock domain using this technique. Upon receipt of an acknowledge signal, the sending clock domain has permission to clear the ready signal and re-sample the binary count value. Using this technique, the binary counter values are sampled periodically and not all of the binary counter values can be passed to a new clock domain The question is, do we need to be concerned about the case where a binary counter might continue to increment and overflow or underflow the FIFO between sampled counter values? The answer is 10^{12} .

FIFO full occurs when the write pointer catches up to the synchronized and sampled read pointer. The synchronized and sampled read pointer might not reflect the current value of the actual read pointer but the write pointer will not try to count beyond the synchronized read pointer value. Overflow will not occur^[2].

FIFO empty occurs when the read pointer catches up to the synchronized and sampled write pointer. The synchronized and sampled write pointer might not reflect the current value of the actual write pointer but the read pointer will not try to count beyond the synchronized write pointer value. Underflow will not occur^[2].

A common approach to FIFO counter-pointers, is to use **Gray code counters**. Gray codes only allow one bit to change for each clock transition, eliminating the problem associated with trying to synchronize multiple changing signals on the same clock edge.

2.2 Gray code counter

Gray code is that the code distance between any two adjacent words is just 1 (only one bit can change from one Gray count to the next). The second fact about a Gray code counter is that most useful Gray code counters must have power-of-2 counts in the sequence. It is possible to make a Gray code counter that counts an even number of sequences but conversions to and

from these sequences are generally not as simple to do as the standard Gray code. Also there are no odd-count-length Gray code sequences so *one cannot make a 23-deep Gray code*.

Gray codes are named for the person who originally patented the code back in 1953, Frank Gray. There are multiple ways to design a Gray code counter.

2.2.1 Gray code counter-Style #1

The most common Gray code, as shown in 2.3, is a reflected code where the bits in any column except the MSB are symmetrical about the sequence mid-point. This means that the second half of the 4-bit Gray code is a mirror image of the first half with the MSB inverted. It

Decimal	Binary	Gray
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Figure 2.3: Gray code pattern

would certainly be easy to create the two counters separately, but it is also easy and efficient to create a common n-bit Gray code counter and then modify the 2^{nd} MSB to form an (n-1)-bit Gray code counter with shared LSBs. this is called a 'dual n-bit Gray code counter.'

2.2.1.1 Dual n-bit Gray code cnounter

A dual n-bit Gray code counter is a Gray code counter that generates both an n-bit Gray code sequence and an (n-1)-bit Gray code sequence. The (n-1)-bit Gray code is simply generated by doing an exclusive-or operation on the two MSBs of the n-bit Gray code to generate the MSB for the (n-1)-bit Gray code. This is combined with the (n-2) LSBs of the n-bit Gray code counter to form the (n-1)-bit Gray code.




Figure 2.4: Dual n bit code counter block diagram-style #1

Fig 2.4 is a block diagram for a style #1 dual n-bit Gray code counter. The style #1 Gray code counter assumes that the outputs of the register bits are the Gray code value itself (ptr, either wptr or rptr). The Gray code outputs are then passed to a Gray-to-binary converter (bin), which is passed to a conditional binary-value incrementer to generate the next-binary-count-value (bnext), which is passed to a binary-to-Gray converter that generates the next-Gray-count-value (gnext), which is passed to the register inputs. The top half of the Fig 2.4 block diagram shows the described logic flow while the bottom half shows logic related to the second Gray code.

2.2.1.2 Additional Gray code counter consideration

The binary-value incrementer is conditioned with either an 'if not full' or 'if not empty' test as shown in Fig 2.4, to insure that the appropriate FIFO pointer will not increment during FIFO-full or FIFO-empty conditions that could lead to overflow or underflow of the FIFO buffer.

The FIFO pointer itself does not protect the FIFO buffer from being overwritten, but additional conditioning logic could be added to the FIFO memory buffer to insure that a write enable signal could not be activated during a FIFO full condition.

2.2.2 Gray code counter - Style #2

The FIFO implementation uses the **Gray code counter style #2**, which actually employs two sets of registers to eliminate the need to translate Gray pointer values to binary values. The second set of registers (the binary registers) can also be used to address the FIFO memory directly without the need to translate memory addresses into Gray codes. The n-bit Gray-code pointer is still required to synchronize the pointers into the opposite clock domains, but the n-1-bit binary pointers can be used to address memory directly. The binary pointers also make it easier to run calculations to generate 'almost-full' and 'almost-empty' bits if desired.




Figure 2.5: Dual n bit code counter block diagram-style #2

2.3 Handling full & empty condition

Exactly how FIFO full and FIFO empty are implemented is design-dependent.

The FIFO design here assumes that the empty flag will be generated in the read-clock domain to insure that the empty flag is detected immediately when the FIFO buffer is empty, that is, the instant that the read pointer catches up to the write pointer (including the pointer MSBs, same MSBs indicate empty while different MSBs indicate full status).

Similarly the full flag will be generated in the write-clock domain to insure that the full flag is detected immediately when the FIFO buffer is full, that is, the instant that the write pointer catches up to the read pointer (except for different pointer MSBs).

2.3.1 Generating empty

As shown in fig 2.1, the FIFO is empty when the read pointer and the synchronized write pointer are equal.

The empty comparison is simple to do. *Pointers that are one bit larger than needed to address the FIFO memory buffer are used.* If the extra bits of both pointers (the MSBs of the pointers) are equal, the pointers have wrapped the same number of times and if the rest of the read pointer equals the synchronized write pointer, the FIFO is empty.

The Gray code write pointer must be synchronized into the read-clock domain through a pair of synchronizer registers found in the **sync_w2r** module. Since only one bit changes at a time using a Gray code pointer, there is no problem synchronizing multi-bit transitions between clock domains.

In order to efficiently register the rempty output, the synchronized write pointer is actually compared against the rgraynext (the next Gray code that will be registered into the rptr).

2.3.2 Generating full

Since the full flag is generated in the write-clock domain by running a comparison between the write and read pointers, one safe technique for doing FIFO design requires that the read pointer be synchronized into the write clock domain and converted into binray formate before doing pointer comparison.

The full comparison is not as simple to do as the empty comparison. Pointers that are one bit

larger than needed to address the FIFO memory buffer are still used for the comparison, but simply using Gray code counters with an extra bit to do the comparison is not valid to determine the full condition. The problem is that a Gray code is a symmetric code except for the MSBs.

Consider the example shown in fig 2.6 of an 8-deep FIFO. In this example, a 3-bit Gray code pointer is used to address memory and an extra bit (the MSB of a 4-bit Gray code) is added to test for full and empty conditions.

Decimal	Gray
0	0_000
1	0_001
2	0_011
3	0_010
4	$0_{-}110$
5	$0_{-}111$
6	$0_{-}101$
7	$0_{-}100$
8	1_100
9	$1_{-}101$
10	1_111
11	1_110
12	1_010
13	1_011
14	1_001
15	1_000

Figure 2.6: Problems associated with extracting a 3-bit Gray code from a 4-bit Gray code

If the FIFO is allowed to fill the first seven locations (words 0-6) and then if the FIFO is emptied by reading back the same seven words, both pointers will be equal and will point to address Gray-7 (the FIFO is empty). On the next write operation, the write pointer will increment the 4-bit Gray code pointer (remember, only the 3 LSBs are being used to address memory), making the MSBs different on the 4-bit pointers but the rest of the write pointer bits will match the read pointer bits, so the FIFO full flag would be asserted. This is wrong! Not only is the FIFO not full, but the 3 LSBs did not change, which means that the addressed memory location will over-write the last FIFO memory location that was written.

This too is wrong!

This is one reason why the dual n-bit Gray code counter of fig 2.5is used and for memory addressing we use binary address.

The correct method to perform the full comparison is accomplished by synchronizing the **rptr** into the **wclk** domain and then there are three conditions that are all necessary for the FIFO to be full:

- (1) The wptr and the synchronized rptr MSB's are not equal (because the wptr must have wrapped one more time than the rptr).
- (2) The **wptr** and the synchronized rptr 2nd MSB's are not equal (because an inverted 2 nd MSB from one pointer must be tested against the un-inverted 2 nd MSB from the other pointer, which is required if the MSB's are also inverses of each other see Figure 6 above).
- (3) All other wptr and synchronized rptr bits must be equal.

In order to efficiently register the wfull output, the synchronized read pointer is actually compared against the wgraynext (the next Gray code that will be registered in the wptr).

2.4 Different clock speeds

Since asynchronous FIFOs are clocked from two different clock domains, obviously the clocks are running at different speeds. When synchronizing a faster clock into a slower clock domain, there will be some count values that are skipped due to the fact that the faster clock will semi-periodically increment twice between slower clock edges. This raises discussion of the two following questions:

First question. Noting that a synchronized Gray code that increments twice but is only sampled once will show multi-bit changes in the synchronized value, will this cause multi-bit synchronization problems?

The answer is no. Synchronizing multi-bit changes is only a problem when multiple bits are changing near the rising edge of the synchronizing clock. The fact that a Gray code counter could increment twice (or more) between slower synchronization clock edges means that the first Gray code change will occur well before the rising edge of the slower clock and only the second Gray code transition could change near the rising clock edge. There is no multi-bit synchronization problem with Gray code counters.

Second question. Again noting that a faster Gray code counter could increment more

than once between the rising edge of a slower clock signal, is it possible that the Gray code counter from the faster clock domain could increment to a full-state and to a full+1-state before full is detected, causing the FIFO to overflow without recognizing that the FIFO was ever full? (This question similarly applies to FIFO empty).

Again, the answer is no. Consider first the generation of FIFO full. The FIFO goes full when the write pointer catches up to the synchronized read pointer and the FIFO-full state is detected in the write clock domain. If the wclk-domain is faster than the rclk-domain, the write pointer will eventually catch up to the synchronized read pointer, the FIFO will be full, the wfull bit will be set and the FIFO will quit writing until the synchronized read pointer advances again. The write pointer cannot advance past the synchronized read pointer in the wclk-domain.

A similar examination of the empty flag shows that the FIFO goes empty when the read pointer catches up to the synchronized write pointer and the FIFO-empty state is detected in the read clock domain. If the rclk-domain is faster than the wclk-domain, the read pointer will eventually catch up to the synchronized write pointer, the FIFO will be empty, the rempty bit will be set and the FIFO will quit reading until the synchronized write pointer advances again. The read pointer cannot advance past the synchronized write pointer in the rclk-domain.

2.5 Pessimistic full & empty

The FIFO has implemented full-removal and empty-removal using a 'pessimistic' method. That is, 'full' and 'empty' are both asserted exactly on time but removed late.

Since the write clock is used to generate the FIFO-full status and since FIFO-full occurs when the write pointer catches up to the synchronized read pointer, full-detection is 'accurate' and immediate. Removal of 'full' status is pessimistic because 'full' comparison is being done with a synchronized read pointer. When the read pointer does increment, the FIFO is no longer full, but the full-generation logic will not detect the change until two rising wclk edges synchronize the updated rptr into the wclk domain. This is generally not a problem, since it means that the data-sending hardware is being 'held-off' or informed that the FIFO is still full for a couple of extra wclk edges. The important detail is to insure that the FIFO does not overflow. Signaling the data-sender to not send more data for a couple of extra wclk edges merely gives time for the FIFO to make room to receive more data.

Similarly, since the read clock is used to generate the FIFO-empty status and since FIFO-empty occurs when the read pointer catches up to the synchronized write pointer, empty-detection is

'accurate' and immediate. Removal of 'empty' status is pessimistic because 'empty' comparison is being done with a synchronized write pointer. When the write pointer does increment, the FIFO is no longer empty, but the empty-generation logic will not detect the change until two rising rclk edges synchronize the updated wptr into the rclk domain. This is generally not a problem, since it means that the data-receiving logic is being 'held-off' or informed that the FIFO is still empty for a couple of extra rclk edges. The important detail is to insure that the FIFO does not underflow. Signaling the data-receiver to stop removing data from the FIFO for a couple of extra rclk edges merely gives time for the FIFO to be filled with more data.

2.6 Multi-bit asynchronous reset

Much attention has been paid to insuring that the FIFO pointers only change one bit at a time. The question is, will there be a problem associated with an asynchronous reset, which generally causes multiple pointer bits to changes simultaneously?

The answer is no. A reset indicates that the FIFO has also been reset and there is no valid data in the FIFO. On assertion of the reset, all of the synchronizing registers, welk-domain logic (including the registered full flag), and relk-domain logic are simultaneously and asynchronously reset. The registered empty flag is also set at the same time. The more important question concerns orderly removal of the reset signals.

2.7 Calculation of Fifo Depth

[3] The depth (size) of the FIFO should be in such a way that, the FIFO can store all the data which is not read by the slower module. FIFO will only work if the data comes in bursts; we can't have continuous data in and out. If there is a continuous flow of data, then the size of the FIFO required should be infinite. we need to know the burst rate, burst size, frequencies, etc. to determine the appropriate size of FIFO.

The logic in fixing the size of the FIFO is to find the no. of data items that are not read in a period in which the writing process is done. In other words, FIFO depth will be equal to the no. of data items that are left without reading.

2.7.1 Case-1: $f_w > f_r$ with no idel cycles in both write and read

Write frequency = f_w , Write time period = T_w

Read frequency = f_r , Read time period = T_r

Burst Length = No. of data items to be transferred = n

There are no idle cycles in both reading and writing which means that all the items in the burst will be written and read in consecutive clock cycles.

Sol.

Time required to write all the data in the burst = $n \times T_w$

The no. of data items can be read in the duration of $n \times T_w = (\frac{n \times T_w}{T_r})$

The remaining no. of bytes to be stored in the $FIFO, D = (n - (\frac{n \times T_w}{T_r}))$

So, the minimum depth of the FIFO should be 'D'.

2.7.2 Case-2: $f_w > f_r$ with one clock cycle delay between two successive reads and writes

Sol.

This is just, to create some sort of confusion. This scenario is no way different from the previous scenario (case -1), because, always, there will be one clock cycle delay between two successive reads and writes. So, the approach is same as the earlier one.

2.7.3 Case-3: $f_w > f_r$ with idel cycles in both write and read

Write frequency = f_w , Write time period = T_w

Read frequency = f_r , Read time period = T_r

Burst Length = No. of data items to be transferred = n

No. of idle cycles between two successive writes is = 1.

No. of idle cycles between two successive reads is = 3.

Sol.

The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after

writing one data, module A is waiting for one clock cycle, to initiate the next write. So, it can be understood that for every **two clock cycles**, one data is written.

The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it can be understood that for every **four clock cycles**, one data is read.

Time required to write all the data in the burst = $n \times T_w \times 2$

The no. of data items can be read in the duration of $n \times T_w \times \mathbf{2} = (\frac{n \times T_w \times \mathbf{2}}{T_r \times \mathbf{4}})$

The remaining no. of bytes to be stored in the FIFO, $D = (n - (\frac{n \times T_w \times 2}{T_r \times 4}))$

So, the minimum depth of the FIFO should be 'D'.

2.7.4 Case-4: $f_w > f_r$ with duty cycles given for wr_enb and rd_enb.

Sol.

This scenario is no way different from the previous scenario (case - 3), because, in this case also, one data item will be written in 2 clock cycles and one data item will be read in 4 clock cycles.

2.7.5 Case-5: $f_w < f_r$ with no idel cycles in both write and read (i.e., the delay between two consecutive writes and reads is one clock cycle).

Sol. In this case, a FIFO of depth '1' will be sufficient because there will not be any data loss since the reading is faster than writing.

2.7.6 Case-6: $f_w < f_r$ with idel cycles in both write and read

Write frequency = f_w , Write time period = T_w

Read frequency = f_r , Read time period = T_r

Burst Length = No. of data items to be transferred = n

No. of idle cycles between two successive writes is = 1.

No. of idle cycles between two successive reads is = 3.

Sol.

The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after writing one data, module A is waiting for one clock cycle, to initiate the next write. So, it can be understood that for every **two clock cycles**, one data is written.

The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it can be understood that for every **four clock cycles**, one data is read.

Therefore, the calculation would be the same as case-3.

2.7.7 Case-7: $f_w = f_r$ with no idel cycles in both write and read

Sol.

FIFO is not required if there is no phase difference between clk_r and clk_w .

A FIFO of depth '1' will be sufficient if there is some phase difference between clk_r and clk_w .

2.7.8 Case-8: $f_w = f_r$ with idel cycles in both write and read

Read frequency = f_r , Read time period = T_r

Burst Length = No. of data items to be transferred = n

No. of idle cycles between two successive writes is = 1.

No. of idle cycles between two successive reads is = 3.

Sol.

The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after writing one data, module A is waiting for one clock cycle, to initiate the next write. So, it can be understood that for every **two clock cycles**, one data is written.

The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it can be understood that for every **four clock cycles**, one data is read.

Therefore, the calculation would be the same as case-3.

Chapter 3

Design




Figure 3.1: FIFO BLOCK

3.1 Verilog Codes

• Verilog Code for Top Module

```
`timescale 1ns / 1ps
   module TOP_MODULE (rdata,
5
                      full,
                      wclk,
                      winc,
10
                      w_rst,
11
                      rclk,
12
                      rinc,
                      r_rst,
13
14
                      wdata);
15
   parameter DATASIZE=8;
  parameter ADDRSIZE=4;
   output[DATASIZE-1:0] rdata;
   output empty,
          full;
   input[DATASIZE-1:0] wdata;
20
   input wclk,
21
        winc,
         w_rst,
23
24
          rclk,
         rinc,
26
         r_rst;
   // fifo wire delcaration
  wire[DATASIZE-1:0] fifo_rdata,
28
                       fifo_wdata;
29
   wire fifo_wclk,
30
        fifo_w_en;
31
  wire[ADDRSIZE-1:0] fifo_raddr,
33
                      fifo_waddr;
   // wirte domain wire declaration
   wire wd_full,
35
        wd_w_en,
36
        wd_wclk,
37
        wd_winc,
38
        wd_w_rst;
39
   wire[ADDRSIZE-1:0] wd_waddr;
   wire[ADDRSIZE:0] wd_wptr,
41
42
                     wd_s_rptr;
   // Read domain wire declaration
   wire rd_empty,
44
45
        rd_rclk,
        rd_rinc,
46
        rd_r_rst;
47
  wire[ADDRSIZE-1:0] rd_raddr;
```

```
wire[ADDRSIZE:0] rd_rptr,
49
50
                      rd_s_wptr;
    // read synchronise wire declaration
51
    wire rs_clk,
         rs_rst;
53
    wire[ADDRSIZE:0] rs_output,
54
                      rs_input;
55
    // read synchronise wire declaration
56
    wire ws_clk,
         ws_rst;
58
    wire[ADDRSIZE:0] ws_output,
59
60
                      ws_input;
    // fifo instantiation
61
    FIFO fifo(.rdata(fifo_rdata),
62
                   .wclk(fifo_wclk),
63
                   .w_en(fifo_w_en),
64
                   .raddr(fifo_raddr),
65
                    .wdata(fifo_wdata),
66
                    .waddr(fifo_waddr));
67
    assign fifo_wclk=wclk;
68
    assign fifo_w_en=wd_w_en;
69
    assign fifo_raddr=rd_raddr;
    assign fifo wdata=wdata;
71
    assign fifo_waddr=wd_waddr;
72
73
74
75
    // write domain instantiation
    WDOMAIN wd(.full(wd_full),
76
                     .w_en(wd_w_en),
77
78
                     .waddr(wd_waddr),
                     .wptr(wd_wptr),
79
80
                     .wclk(wd_wclk),
                     .winc(wd_winc),
81
                     .w_rst(wd_w_rst),
82
83
                     .s_rptr(wd_s_rptr));
84
    assign wd_wclk=wclk;
    assign wd_winc=winc;
85
    assign wd_w_rst=w_rst;
    assign wd_s_rptr=rs_output;
87
    // Read domain instantiatio
89
    RDOMAIN rd(.empty(rd_empty),
90
91
                    .raddr(rd_raddr),
                     .rptr(rd_rptr),
92
                     .rclk(rd_rclk),
93
                     .rinc(rd_rinc),
94
                     .r_rst(rd_r_rst),
95
96
                     .s_wptr(rd_s_wptr));
97
    assign rd_rclk=rclk;
98
    assign rd_rinc=rinc;
    assign rd_r_rst=r_rst;
    assign rd_s_wptr=ws_output;
100
101
```

```
102
    // read synchronise instantiation
    SYNCHRONIZE rs(.ptr_out(rs_output),
104
105
                         .clk(rs_clk),
                         .ptr_in(rs_input),
106
107
                         .rst(rs_rst));
    assign rs_clk=wclk;
108
    assign rs_rst=w_rst;
109
    assign rs_input=rd_rptr;
111
112
113
    // write synchronise instantiation
    SYNCHRONIZE ws (.ptr_out (ws_output),
114
115
                         .clk(ws_clk),
116
                         .ptr_in(ws_input),
                         .rst(ws_rst));
117
    assign ws_clk=rclk;
119
    assign ws_rst=r_rst;
    assign ws_input=wd_wptr;
120
    // output declaration
121
    assign rdata=fifo_rdata;
   assign empty=rd_empty;
   assign full=wd full;
124
    endmodule
125
```

• Verilog Code for FIFO

```
`timescale 1ns / 1ps
4
5
   module FIFO
                   (rdata,
                   wclk,
8
9
                   w_en,
                   raddr,
10
                   wdata,
11
                   waddr);
   parameter DATASIZE=8;
13
   parameter ADDRSIZE=4;
    output[DATASIZE-1:0] rdata;
15
   input wclk,
16
17
          w_en;
   input[ADDRSIZE-1:0] waddr,
18
                         raddr;
19
   input[DATASIZE-1:0] wdata;
20
21
   //MEMORY mem(
22
   // .a(waddr),
   // .d(rdata),
24
   // .dpra(raddr),
```

```
// .clk(wclk),
   // .we(w_en),
   // .dpo(rdata)
28
30
31
    localparam DEPTH=1<<ADDRSIZE;</pre>
32
    reg[DATASIZE-1:0] mem[0:DEPTH-1];
33
    always @ (posedge wclk)
35
    if(w_en)
36
37
    mem[waddr] <= #3 wdata;</pre>
38
39
    assign rdata=mem[raddr];
40
    endmodule
41
```

• Verilog Code for Writing Domain

```
`timescale 1ns / 1ps
   module WDOMAIN(full,
                    w en,
                    waddr,
                    wptr,
8
                    wclk,
10
                    winc,
                    w_rst,
11
12
                    s_rptr);
   parameter ADDRSIZE=4;
13
   parameter DATASIZE=8;
14
   output reg full;
15
   output
              w_en;
16
   output [ADDRSIZE-1:0] waddr;
17
    output reg[ADDRSIZE:0] wptr;
18
   input wclk,
19
         winc,
          w_rst;
21
   input[ADDRSIZE:0] s_rptr;
22
   reg [ADDRSIZE:0] wbin;
23
   wire[ADDRSIZE:0] wbnext,
24
25
                      wgnext;
   wire full_val;
26
    assign wbnext=wbin+(winc & ~full);
27
    assign wgnext=(wbnext>>1) ^ wbnext;
28
    assign full_val= (wgnext== {~s_rptr[ADDRSIZE:ADDRSIZE-1],s_rptr[ADDRSIZE-2:0]});
29
   always @(posedge wclk)
30
31
    if(w_rst)
     begin
32
       wbin<= #3 0;
33
```

```
wptr<= #3 0;
34
35
      end
36
     else
      begin
      wbin<= #3 wbnext;
38
     wptr<= #3 wgnext;
39
40
41
42
   // output declaration
   assign waddr=wbin[ADDRSIZE-1:0];
43
   always @(posedge wclk)
44
45
   begin
    if(w_rst)
46
      full<= #3 0;
47
48
     else
      full<= #3 full_val;
49
51 assign w_en= (winc & ~full); // CHECK
   {\tt endmodule}
```

• Verilog Code for Reading Domain

```
`timescale 1ns / 1ps
5
6
   module RDOMAIN (empty,
                  raddr.
8
                   rptr,
                   rclk,
10
                   rinc,
11
                   r_rst,
12
13
                   s_wptr);
14 parameter DATASIZE=8;
   parameter ADDRSIZE=4;
15
   output reg empty;
   output[ADDRSIZE-1:0] raddr;
   output reg[ADDRSIZE:0] rptr;
18
   input rclk,
         rinc,
20
         r_rst;
21
  input[ADDRSIZE:0] s_wptr;
22
23 wire[ADDRSIZE:0] rbnext,
24
                     rgnext;
   wire empty_val;
   reg[ADDRSIZE:0] rbin;
26
27   assign rbnext=rbin+(rinc & ~empty);
28 always @(posedge rclk)
  begin
29
   if(r_rst)
```

```
begin
31
      rbin<= #3 0;
32
      rptr<= #3 0;
33
34
     else
35
36
     begin
37
      rbin<= #3 rbnext;
      rptr<= #3 rgnext;
38
      end
   end
40
41
42
   assign empty_val=(rgnext == s_wptr); /// rst problem
   assign rgnext=(rbnext>>1) rbnext;
43
   // output declaration
44
45
   assign raddr=rbin[ADDRSIZE-1:0];
46
47
   always @ (posedge rclk)
48
   if(r_rst)
    empty<= #3 1'b1;
49
50
   empty<= #3 empty_val;
51
52
   endmodule
53
```

• Verilog Code for Synchronization

```
`timescale 1ns / 1ps
   module SYNCHRONIZE (ptr_out,
6
                       clk,
                       ptr_in,
                       rst);
   parameter ADDRSIZE=4;
10
   output reg[ADDRSIZE:0] ptr_out;
11
   input clk,
12
        rst;
   input[ADDRSIZE:0] ptr_in;
14
   reg[ADDRSIZE:0] Q;
   always @ (posedge clk)
16
    if(rst)
17
18
     {ptr_out,Q}<= #3 0;
19
     {ptr_out,Q}<= #3 {Q,ptr_in};
20
21
   endmodule
```




Figure 3.2: Timing Simulation(when Wclk>Rclk)




Figure 3.3: Timing Simulation(when Wclk<Rclk)

Bibliography

- [1] Clifford Cummings and Peter Alfke. Simulation and synthesis techniques for asynchronous fifo design with asynchronous pointer comparisons. 01 2002.
- [2] Steve Golson. Synchronization and metastability. SNUG Silicon Valley, 2014.
- [3] https://hardwaregeeksblog.files.wordpress.com/2016/12/fifodepthcalculationmadeeasy2.pdf.