ASSIGNMENT

16 × 16 FIXED POINT BOOTH'S MULTIPLICATION

Master of Technology

IN THE FACULTY OF ENGINEERING

BY

GANESH KUMAR SHAW

GUIDED BY

PROF. CHETAN SINGH THAKUR



DEPARTMENT OF ELECTRONIC SYSTEMS ENGINEERING
INDIAN INSTITUTE OF SCIENCE, BANGALORE

OCTOBER 2021

Contents

Ta	Table of Contents			
Li	st of l	Figures	v	
1	Pre-	study	1	
	1.1	Background	1	
2 D	Desi	gn	3	
	2.1	Flow Chart	3	
	2.2	Data Path	5	
	2.3	Controller	6	
	2.4	State Diagram	6	
	2.5	Timing Wave Form	7	
	2.6	Verilog Code	8	
	2.7	Report	22	
Bi	bliogi	raphy	25	

List of Figures

1.1	Block	2
2.1	Caption	4
2.2	Data Path	5
2.3	Controller	6
2.4	State Diagram	7
2.5	Timing Waveform	8
2.6	Behavioural Timing Simulation	23
2.7	Post Implementation Timing Simulation	23
2.8	Timning Constraints	23
2.9	Utilization	23
2.10	Power	24
2.11	Project Summery	24

Chapter 1

Pre-study

Multiplication, the process of repeated addition is one of the earliest developments of mathematics. It is commutative and distributive over addition and subtraction. There are several computational approaches for multiplication. The two numbers subject to multiplication are called multiplicand and multiplier. Thus the result of multiplication is the number (product) that would be obtained by adding the multiplicand multiplier number of times. Booth's algorithm multiplies two signed binary numbers in two's complement notation. The algorithm was proposed by A.D Booth in 1951.

1.1 Background

In this project I am going to design 16×16 signed fixed point multiplication based on Booth's Algorithm in which shift and adder method would be performed in a *single clock* cycle so that speed can be improved.

1.1. Background 2




Figure 1.1: Block

Chapter 2

Design

2.1 Flow Chart

2.1. Flow Chart




Figure 2.1: Caption

5 2.2. Data Path

2.2 Data Path




Figure 2.2: Data Path

2.3. Controller 6

2.3 Controller




Figure 2.3: Controller

2.4 State Diagram




Figure 2.4: State Diagram

2.5 Timing Wave Form




Figure 2.5: Timing Waveform

2.6 Verilog Code

• Verilog Code for Data Path

```
`timescale 1ns / 1ps
   module DATAPATH (Product,
6
                     done,
                     clk,
                     multiplicand,
10
                     multiplier,
11
                     start,
                     rst);
12
    parameter n=16,  //n:multiplicand width
              m=16 ; // m:multiplier width
14
    output[m+n-1:0] Product;
    output reg done;
16
    input[n:0] multiplicand;
17
    input[m:0] multiplier;
    input clk,
19
          start,
20
          rst;
21
    // controller wire instantiation
22
   wire cr_rstAC,
23
         cr_loadAC,
24
         cr_load,
25
         cr_shift,
26
27
         cr_count16set,
```

```
28
         cr_count16reset,
29
        cr_clk,
30
         cr_start,
31
         cr_count16done,
         cr_rst;
32
33
    // wire instantiation for counter
    wire ct_count16done,
35
36
         ct_clk,
         ct_count16set,
37
         ct_count16reset,
38
39
         ct_rst;
40
    // 2's complement wire instantiation
41
42
    wire[n-1:0] c2s_data_out,
                c2s_data_in;
43
   // multiplicand register wire instantiaiton
   wire[n-1:0] md_data_out;
45
   wire[n-1:0] md_data_in;
46
47
   wire md_clk,
         md_load,
48
49
         md_rst;
   // 2's multiplicand wire instantition
50
   wire[n-1:0] md2s_data_out;
51
   wire[n-1:0] md2s_data_in;
   wire md2s_clk,
53
        md2s_load,
54
55
         md2s_rst;
   // mux1 wire instantiation
56
    wire[n-1:0] mx1_data_out,
57
                mx1 data0,
58
59
                mx1_data1;
60
   wire mx1_sel;
61
    // adder wire instantiation
62
63
   wire[n:0] add_sum;
   wire[n-1:0] add_dataL,
64
                add_dataR;
65
   // mux2 wire instantiation
66
    wire[n:0] mx2_data_out,
              mx2_data0,
68
              mx2_data1;
69
   wire mx2_sel;
71
    // accumulator wire instantiation
72
    wire[n-1:0] ac_data_out,
73
                ac_data_in;
74
75
    wire ac_clk,
         ac_loadAC,
76
         ac_rstAC,
77
         ac_rst;
78
    // multiplier wire instantiation
79
   wire[m-1:0] mr_data_in;
```

```
wire[m-1:0] mr_data_out;
82
    wire mr_clk,
         mr_load,
83
         mr_shift_data,
         mr_shift,
85
 86
         mr_rst;
87
88
    reg Q;
    wire x;
90
91
    // controller instantiaiton
    CONTROLLER cr(.load(cr_load),
93
                        .loadAC(cr_loadAC),
94
                        .rstAC(cr_rstAC),
95
                        .shift(cr_shift),
96
                        .count16set(cr_count16set),
                        .count16reset(cr_count16reset),
98
                        .clk(cr_clk),
100
101
                        .start(cr_start),
102
                        .rst(cr_rst),
                        .count16done(cr_count16done));
103
104
105
    assign cr_clk=clk;
    assign cr_start=start;
106
    assign cr_count16done=ct_count16done;
108
    assign cr_rst=rst;
109
    // counter instantition
111
112
    COUNTER16 ct(.count16done(ct_count16done), // one bit output
113
                      .clk(ct_clk),
                       .count16set(ct_count16set), // one bit input
114
115
                       .count16reset(ct_count16reset),
116
                       .rst(ct_rst));
    assign ct_clk=clk;
117
    assign ct_count16set=cr_count16set;
    assign ct_count16reset=cr_count16reset;
119
    assign ct_rst=rst;
121
122
    // 2's complement instantiation
    COMP2S comp2s(.data_out(c2s_data_out),
124
125
                   .data_in(c2s_data_in));
    assign c2s_data_in=multiplicand;
126
127
    // multiplicand instantiaiton
129
    PIPO md(.data_out(md_data_out),
130
                 .clk(md_clk),
131
                 .data_in(md_data_in),
132
133
                 .load(md_load),
```

```
134
                  .rst(md_rst));
135
    assign md_clk=clk;
    assign md_data_in=multiplicand;
136
    assign md_load=cr_load;
    assign md_rst=rst;
138
139
140
    // 2's multiplicand instantiation
141
142
    PIPO md2s(.data_out(md2s_data_out),
                  .clk(md2s_clk),
143
144
                  .data_in(md2s_data_in),
145
                  .load(md2s_load),
                  .rst(md2s_rst));
146
147
    assign md2s_clk=clk;
148
    assign md2s_data_in=c2s_data_out;
    assign md2s_load=cr_load;
149
    assign md2s_rst=rst;
150
151
152
     // mux1 instantiation
153
    MUX16BITS mx1(.data_out(mx1_data_out),
154
155
                       .data0(mx1_data0),
                       .data1(mx1 data1),
156
                       .sel(mx1_sel));
157
158
    assign mx1_data0=md2s_data_out;
    assign mx1_data1=md_data_out;
159
160
    assign mx1_sel=Q;
161
162
163
    // adder instantiation
    ADDER add(.sum(add sum),
164
165
                   .dataL(add_dataL),
                   .dataR(add_dataR));
166
    assign add_dataL=ac_data_out;
167
168
    assign add_dataR=mx1_data_out;
169
170
    // mux2 instantition i,e 17 Bits
171
    MUX17BITS mx2(.data_out(mx2_data_out),
172
173
                       .data0(mx2_data0),
                       .data1(mx2_data1),
174
175
                       .sel(mx2_sel));
    assign mx2_data0={ac_data_out[n-1],ac_data_out};
176
177
    assign mx2_data1=add_sum;
178
    assign mx2_sel=x;
179
180
181
    // accumulator instantiation
182
    SPIPO ac(.data_out(ac_data_out),
                   .clk(ac_clk),
183
                   .data_in(ac_data_in),
184
                   .load(ac_loadAC),
185
186
                   .rst(ac_rst),
```

```
187
                  .Srst(ac_rstAC));
    assign ac_clk=clk;
188
189
    assign ac_data_in=mx2_data_out[n:1];
    assign ac_loadAC=cr_loadAC;
    assign ac_rst=rst;
191
    assign ac_rstAC=cr_rstAC;
193
194
    // multiplier instantiation
    PISO mr(.data_out(mr_data_out),
196
197
                  .clk(mr_clk),
198
                  .data_in(mr_data_in),
                   .load(mr_load),
199
200
                  .shift_data(mr_shift_data),
                  .shift(mr_shift),
201
                  .rst(mr_rst));
202
    assign mr_clk=clk;
    assign mr_data_in=multiplier;
204
    assign mr_load=cr_load;
    assign mr_shift_data=mx2_data_out[0];
    assign mr_shift=cr_shift;
207
    assign mr_rst=rst;
209
210
     // Q instantiation
   always @(posedge clk)
212
213 begin
214
    if(rst)
     Q<=1'b0;
215
     else if(cr_load)
     <=1'b0;
217
218
     else
219
     Q<=mr_data_out[0];
    end
220
221
222
    // xor gate instantiation
    xor(x,mr_data_out[0],Q);
223
224
    // output declaration
225
    assign Product={ac_data_out,mr_data_out};
227
228
    always @(posedge clk)
   if(rst)
230
231
     done<= #3 1'b0;
232
     done <= #3 cr_count16done;
233
234
235
    endmodule
```

• Verilog Code for Controller

```
`timescale 1ns / 1ps
5
   module CONTROLLER (load,
7
                       loadAC,
                       rstAC,
8
                       shift,
                       count16set,
10
                       count16reset,
11
12
                       clk,
13
                       start,
14
                       rst,
15
                       count16done);
16
17
    output reg load,
              loadAC,
18
19
               rstAC,
               shift,
20
               count16set,
21
22
               count16reset;
   input clk,
23
24
        rst,
25
         start,
          count16done;
26
   parameter S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
27
   reg[1:0] ps,ns;
28
   always @(posedge clk)
30 begin
   if(rst)
31
     ps<= #3 S0;
32
     else
33
    ps<=#3 ns;
34
   end
35
36
37
   always @(*)
38
   begin
   case (ps)
39
   S0: begin
40
        rstAC=1'b1;
41
         loadAC=1'b0;
42
         load=1'b0;
43
         shift=1'b0;
44
45
         count16set=1'b0;
         count16reset=1'b1;
46
         if(start)
47
          ns=S1;
48
        else
49
          ns=S0;
50
        end
51
52 S1: begin
        rstAC=1'b1;
```

```
loadAC=1'b0;
54
         load=1'b1;
55
         shift=1'b0;
56
          count16set=1'b0;
         count16reset=1'b1;
58
59
60
         ns=S2;
         end
61
    S2: begin
         rstAC=1'b0;
63
         loadAC=1'b1;
64
65
         load=1'b0;
         shift=1'b1;
66
         count16set=1'b1;
68
         count16reset=1'b0;
         if(count16done)
69
          ns=S3;
          else
71
          ns=S2;
72
         end
73
    S3: begin
74
75
        rstAC=1'b0;
         loadAC=1'b0;
76
         load=1'b0;
77
          shift=1'b0;
78
         count16set=1'b0;
79
         count16reset=1'b1;
80
         if(start)
81
          ns=S1;
82
          else
83
          ns=S3;
84
85
         end
    default: begin
86
               rstAC=1'b1;
87
               loadAC=1'b0;
88
89
               load=1'b0;
               shift=1'b0;
90
               count16set=1'b0;
               count16reset=1'b1;
92
               ns=S0;
94
              end
95
    endcase
97
    end
98
    endmodule
99
100
    //`timescale 1ns / 1ps
102
103
105
106
```

```
//module CONTROLLER (rstAC,
107
108
                         load,
109
110
                           shift,
111
                           count16set,
                           count16reset,
112
113
                           clk,
114
                           start,
                           count16done,
115
116
                           rst);
    // output reg rstAC,
117
118
             loadAC,
               load,
119
               shift,
120
121
               count16set,
               count16reset;
122
    // input clk,
124
              start,
              count16done,
125
               rst;
126
    //parameter n=16, // multiplicand width size
127
128
          m=16; // mulitplier width size
    //parameter[1:0] S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
129
    //reg[1:0] ps,ns;
130
    //always @(posedge clk)
132
    //begin
    // if(rst)
133
    // ps<=2'b00;
134
    // else
135
    // ps<=ns;
136
    //end
137
138
    //always @(*)
139
    // case(ns)
140
    //S0: begin
141
142
          if(start)
            begin
143
144
            rstAC=1'b1;
             loadAC=1'b0;
145
             load=1'b1;
146
147
             shift=1'b0;
            count16set=1'b0;
148
             count16reset=1'b1;
150
            end
           else
151
152
            begin
             rstAC=1'b1;
153
             loadAC=1'b0;
154
             load=1'b0;
155
             shift=1'b0;
156
157
              count16set=1'b0;
             count16reset=1'b1;
158
             end
159
```

```
end
160
    //S1: begin
161
            rstAC=1'b0;
162
163
              loadAC=1'b1;
             load=1'b0;
164
            shift=1'b1;
165
            count16set=1'b1;
166
            count16reset=1'b0;
167
168
          end
    //S2: begin
169
           if(count16done)
170
           begin
            rstAC=1'b0;
172
             loadAC=1'b0;
173
174
             load=1'b0;
            shift=1'b0;
175
            count16set=1'b0;
            count16reset=1'b0;
177
           end
178
           else
179
           begin
180
            rstAC=1'b0;
            loadAC=1'b1;
182
            load=1'b0;
183
             shift=1'b1;
184
            count16set=1'b1;
185
            count16reset=1'b0;
            end
187
          end
188
    //S3: begin
189
           if(start)
190
           begin
191
            rstAC=1'b1;
192
            loadAC=1'b0;
193
            load=1'b1;
194
            shift=1'b0;
195
            count16set=1'b0;
196
            count16reset=1'b1;
           end
198
           else
199
           begin
200
            rstAC=1'b0;
201
            loadAC=1'b0;
            load=1'b0;
203
            shift=1'b0;
204
             count16set=1'b0;
205
             count16reset=1'b0;
206
            end
          end
208
    //default: begin
209
210
            rstAC=1'b1;
              loadAC=1'b0;
211
             load=1'b0;
212
```

```
shift=1'b0;
213
            count16set=1'b0;
            count16reset=1'b1;
215
216
             end
    // endcase
217
   // always @(*)
   //if(rst)
220
   // ns=S0;
221
    //else
222
    // case(ps)
223
   //S0: begin
         if(start)
225
           ns=S1;
226
         else
227
          ns=S0;
228
   //S1: begin
230
          ns=S2;
231
          end
   //S2: begin
233
234 //
         if(count16done)
235 //
           ns=S3;
         else
236
237
          ns=S2;
         end
238
   //S3: begin
         if(start)
240
          ns=S1;
241
           else
242
          ns=S3;
243
244
          end
   //default: begin
245
              ns=S0;
246
247
               end
248
    // endcase
249
    //endmodule
```

• Verilog code for counter

```
output count16done;
13
   input count16set,
14
         count16reset,
          rst,
          clk;
16
17
  reg[3:0] count;
18
   wire[3:0] wire_in;
19
   wire[4:0] wire_out;
21
22
  assign wire_out={1'b0,wire_in}+1;
  assign wire_in=count;
  always @(posedge clk)
  begin
    if(rst)
26
    count <= #3 4'b0000;
27
   else if(count16reset)
    count <= #3 4 b0000;
29
    else if(count16set)
    count<=#3 wire_out[3:0];
31
32
   // output declaration
   assign count16done=wire_out[4];
34
35
   endmodule
```

• Verilog code for 2's complement ckt

• Paralle in Parallel out 16 Bits Mulitplicand Register Verilog Code

```
data_in,
7
                 load,
                 rst);
10
   parameter n=16, // multiplicand width size
              m=16; // mulitplier width size
11
   output reg[n-1:0] data_out;
12
   input[n-1:0] data_in;
13
   input clk,
14
15
          rst,
          load;
16
17
18
   always @(posedge clk)
   begin
19
    if(rst)
20
21
      data_out<=16'b0;
     else if(load)
22
     data_out<=data_in;
24
     else
25
      data_out <= data_out;
26
27
    endmodule
```

• Paralle in Parallel out 16 Bits Accumulator Register Verilog Code

```
`timescale 1ns / 1ps
    module SPIPO(data_out,
7
                 data_in,
8
                 load,
                 rst,
10
                 Srst);
11
   parameter n=16, // multiplicand width size
12
              m=16; // mulitplier width size
13
   output reg[m-1:0] data_out;
   input[m-1:0] data_in;
15
    input clk,
17
          rst,
          load,
18
19
          Srst;
   always @(posedge clk)
20
   begin
21
22
     if(rst)
     data_out<=16'b0;
23
24
     else if(Srst)
     data_out<=16'b0;
     else if(load)
26
      data_out<=data_in;
```

```
28 else
29 data_out<=data_out;
30 end
31 endmodule
```

• 16Bits Mux

```
`timescale 1ns / 1ps
2
5
   module MUX16BITS (data_out,
                     data0,
8
                     data1,
                     sel);
   parameter n=16, // multiplicand width size
10
11
             m=16; // mulitplier width size
  output[n-1:0] data_out;
12
   input[n-1:0] data0,
13
                 data1;
   input sel;
15
  assign data_out=sel?data1:data0;
   endmodule
```

• Verilog code for Adder

```
`timescale 1ns / 1ps
   module ADDER(sum,
                 dataL,
                 dataR);
   parameter n=16, // multiplicand width size
             m=16; // mulitplier width size
10
   output[n:0] sum;
11
   input[n-1:0] dataL,
12
13
                 dataR;
14
  wire[n-1:0] S;
   assign S=dataL+dataR;
15
   assign sum={S[n-1],S};
   endmodule
```

• 17Bits Mux

```
4
   module MUX17BITS(data_out,
                    data1,
                    sel);
9
   parameter n=16, // multiplicand width size
            m=16; // mulitplier width size
11
   output[n:0] data_out;
   input[n:0] data0,
13
14
15
  input sel;
16    assign data_out=sel?data1:data0;
   endmodule
```

• Paralle in Parallel out 16 Bits Multiplier Register Verilog Code

```
`timescale 1ns / 1ps
   module PISO( data_out,
                 clk,
                 data_in,
8
                 load,
                 shift_data,
10
11
                 shift,
                 rst);
12
13 parameter n=16, // multiplicand width size
             m=16; // mulitplier width size
14
   output reg[m-1:0] data_out;
15
   input[m-1:0] data_in;
   input clk,
         load,
18
         shift_data,
19
         shift,
20
          rst;
21
   always @(posedge clk)
23 begin
   if(rst)
24
     data_out<=16'b0;
   else if(load)
26
27
     data_out<=data_in;
    else if(shift)
28
     data_out<={shift_data,data_out[m-1:1]};</pre>
29
     data_out <= data_out;
31
32
   end
33
   endmodule
```

2.7. Report 22

· Test Bench

```
`timescale 1ns / 1ps
5
  module tb_DATAPATH;
   parameter n=16, m=16;
   wire[n+m-1:0] tb_Product;
   wire tb_done;
   reg tb_clk,
10
       tb_rst,
11
        tb_start;
   reg[15:0] tb_multiplicand,
13
14
              tb_multiplier;
   DATAPATH DUT(.Product(tb_Product),
15
                    .done(tb_done),
16
                    .clk(tb_clk),
                    .multiplicand(tb_multiplicand),
18
                    .multiplier(tb_multiplier),
19
                    .start(tb_start),
21
                    .rst(tb_rst));
22
   initial tb_clk=1'b0;
23
   always #10 tb_clk=~tb_clk;
24
25 integer i;
  initial
26
27 begin
28
   tb_rst=1'b1;
   #15 tb_rst=1'b0;tb_start=1'b1;
29
   $monitor($time, "tb_Product=%b", tb_Product);
  for(i=1;i<=10;i=i+1)
31
   begin
32
    tb_start=1'b1;
    tb_multiplicand=16'b1111_1111_0000_0001;//{$random}%65535;
34
    tb_multiplier=16'b1111_0000_0000_0001;//{$random}%1599;
35
    #300 tb_multiplicand=16'b1100_1111_0000_0001;//{$random}%65535;
     tb_multiplier=16'b1111_0000_1100_0001;//{$random}%1599;
37
     #100 tb_start=1'b0;
     #400;
39
40
41
42
43
    $finish;
44
    endmodule
```

2.7 Report

23 2.7. Report




Figure 2.6: Behavioural Timing Simulation




Figure 2.7: Post Implementation Timing Simulation




Figure 2.8: Timning Constraints




Figure 2.9: Utilization

2.7. Report 24




Figure 2.10: Power




Figure 2.11: Project Summery

• Maximum frequency calculation

 $T_{clk} = 20ns$ Considered in the test bench

 $T_{slak} = 7.096ns$ shown in the fig 2.8

Therefore, $T_{min} = T_{clk} - T_{slack}$

 $T_{min} = 12.904 ns$ // Hence $f_{max} \approx 77 MHz$

Latency=17 clock cycle

Bibliography