

ASSIGNMENT

16 × 16 FIXED POINT BOOTH'S MULTIPLICATION

Master of Technology

IN THE
FACULTY OF ENGINEERING

BY

GANESH KUMAR SHAW

GUIDED BY

PROF. CHETAN SINGH THAKUR



DEPARTMENT OF ELECTRONIC SYSTEMS ENGINEERING

INDIAN INSTITUTE OF SCIENCE, BANGALORE

OCTOBER 2021

Contents

Table of Contents	iii
List of Figures	v
1 Pre-study	1
1.1 Background	1
2 Design	3
2.1 Flow Chart	3
2.2 Data Path	5
2.3 Controller	6
2.4 State Diagram	6
2.5 Timing Wave Form	7
2.6 Verilog Code	8
2.7 Report	22
Bibliography	25

List of Figures

1.1	Block	2
2.1	Caption	4
2.2	Data Path	5
2.3	Controller	6
2.4	State Diagram	7
2.5	Timing Waveform	8
2.6	Behavioural Timing Simulation	23
2.7	Post Implementation Timing Simulation	23
2.8	Timning Constraints	23
2.9	Utilization	23
2.10	Power	24
2.11	Project Summery	24

Chapter 1

Pre-study

Multiplication, the process of repeated addition is one of the earliest developments of mathematics. It is commutative and distributive over addition and subtraction. There are several computational approaches for multiplication. The two numbers subject to multiplication are called multiplicand and multiplier. Thus the result of multiplication is the number (product) that would be obtained by adding the multiplicand multiplier number of times. Booth's algorithm multiplies two signed binary numbers in two's complement notation. The algorithm was proposed by A.D Booth in 1951.

1.1 Background

In this project I am going to design 16×16 signed fixed point multiplication based on Booth's Algorithm in which shift and adder method would be performed in a *single clock* cycle so that speed can be improved.




Figure 1.1: Block

Chapter 2

Design

2.1 Flow Chart




Figure 2.1: Caption

2.2 Data Path




Figure 2.2: Data Path

2.3 Controller




Figure 2.3: Controller

2.4 State Diagram




Figure 2.4: State Diagram

2.5 Timing Wave Form




Figure 2.5: Timing Waveform

2.6 Verilog Code

- Verilog Code for Data Path

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  ///////////////////////////////////////////////////////////////////
4
5
6  module DATAPATH(Product,
7      done,
8      clk,
9      multiplicand,
10     multiplier,
11     start,
12     rst);
13     parameter n=16,    //n:multiplicand width
14               m=16 ;   // m:multiplier width
15     output [m+n-1:0] Product;
16     output reg done;
17     input [n:0] multiplicand;
18     input [m:0] multiplier;
19     input clk,
20           start,
21           rst;
22     // controller wire instantiation
23     wire cr_rstAC,
24           cr_loadAC,
25           cr_load,
26           cr_shift,
27           cr_count16set,

```

```

28     cr_count16reset,
29     cr_clk,
30     cr_start,
31     cr_count16done,
32     cr_rst;
33
34     // wire instantiation for counter
35     wire ct_count16done,
36         ct_clk,
37         ct_count16set,
38         ct_count16reset,
39         ct_rst;
40
41     // 2's complement wire instantiation
42     wire[n-1:0] c2s_data_out,
43                 c2s_data_in;
44     // multiplicand register wire instantiation
45     wire[n-1:0] md_data_out;
46     wire[n-1:0] md_data_in;
47     wire md_clk,
48         md_load,
49         md_rst;
50     // 2's multiplicand wire instantiation
51     wire[n-1:0] md2s_data_out;
52     wire[n-1:0] md2s_data_in;
53     wire md2s_clk,
54         md2s_load,
55         md2s_rst;
56     // mux1 wire instantiation
57     wire[n-1:0] mx1_data_out,
58                 mx1_data0,
59                 mx1_data1;
60     wire mx1_sel;
61
62     // adder wire instantiation
63     wire[n:0] add_sum;
64     wire[n-1:0] add_dataL,
65                 add_dataR;
66     // mux2 wire instantiation
67     wire[n:0] mx2_data_out,
68                 mx2_data0,
69                 mx2_data1;
70     wire mx2_sel;
71
72     // accumulator wire instantiation
73     wire[n-1:0] ac_data_out,
74                 ac_data_in;
75     wire ac_clk,
76         ac_loadAC,
77         ac_rstAC,
78         ac_rst;
79     // multiplier wire instantiation
80     wire[m-1:0] mr_data_in;

```

```

81  wire[m-1:0] mr_data_out;
82  wire mr_clk,
83      mr_load,
84      mr_shift_data,
85      mr_shift,
86      mr_rst;
87
88
89  reg Q;
90  wire x;
91
92  // controller instantiaiton
93  CONTROLLER cr(.load(cr_load),
94               .loadAC(cr_loadAC),
95               .rstAC(cr_rstAC),
96               .shift(cr_shift),
97               .count16set(cr_count16set),
98               .count16reset(cr_count16reset),
99
100              .clk(cr_clk),
101              .start(cr_start),
102              .rst(cr_rst),
103              .count16done(cr_count16done));
104
105  assign cr_clk=clk;
106  assign cr_start=start;
107  assign cr_count16done=ct_count16done;
108  assign cr_rst=rst;
109
110
111  // counter instantiation
112  COUNTER16 ct(.count16done(ct_count16done), // one bit output
113              .clk(ct_clk),
114              .count16set(ct_count16set), // one bit input
115              .count16reset(ct_count16reset),
116              .rst(ct_rst));
117  assign ct_clk=clk;
118  assign ct_count16set=cr_count16set;
119  assign ct_count16reset=cr_count16reset;
120  assign ct_rst=rst;
121
122
123  // 2's complement instantiation
124  COMP2S comp2s(.data_out(c2s_data_out),
125               .data_in(c2s_data_in));
126  assign c2s_data_in=multiplicand;
127
128
129  // multiplicand instantiaiton
130  PIPO md(.data_out(md_data_out),
131          .clk(md_clk),
132          .data_in(md_data_in),
133          .load(md_load),

```



```

134         .rst(md_rst));
135 assign md_clk=clk;
136 assign md_data_in=multiplicand;
137 assign md_load=cr_load;
138 assign md_rst=rst;
139
140
141 // 2's multiplicand instantiation
142 PIPO md2s(.data_out(md2s_data_out),
143           .clk(md2s_clk),
144           .data_in(md2s_data_in),
145           .load(md2s_load),
146           .rst(md2s_rst));
147 assign md2s_clk=clk;
148 assign md2s_data_in=c2s_data_out;
149 assign md2s_load=cr_load;
150 assign md2s_rst=rst;
151
152
153 // mux1 instantiation
154 MUX16BITS mx1(.data_out(mx1_data_out),
155              .data0(mx1_data0),
156              .data1(mx1_data1),
157              .sel(mx1_sel));
158 assign mx1_data0=md2s_data_out;
159 assign mx1_data1=md_data_out;
160 assign mx1_sel=Q;
161
162
163 // adder instantiation
164 ADDER add(.sum(add_sum),
165          .dataL(add_dataL),
166          .dataR(add_dataR));
167 assign add_dataL=ac_data_out;
168 assign add_dataR=mx1_data_out;
169
170
171 // mux2 instantiation i,e 17 Bits
172 MUX17BITS mx2(.data_out(mx2_data_out),
173              .data0(mx2_data0),
174              .data1(mx2_data1),
175              .sel(mx2_sel));
176 assign mx2_data0={ac_data_out[n-1],ac_data_out};
177 assign mx2_data1=add_sum;
178 assign mx2_sel=x;
179
180
181 // accumulator instantiation
182 SPIPO ac(.data_out(ac_data_out),
183         .clk(ac_clk),
184         .data_in(ac_data_in),
185         .load(ac_loadAC),
186         .rst(ac_rst),

```

```

187         .Srst(ac_rstAC));
188     assign ac_clk=clk;
189     assign ac_data_in=mx2_data_out[n:1];
190     assign ac_loadAC=cr_loadAC;
191     assign ac_rst=rst;
192     assign ac_rstAC=cr_rstAC;
193
194
195     // multiplier instantiation
196     PISO mr(.data_out(mr_data_out),
197             .clk(mr_clk),
198             .data_in(mr_data_in),
199             .load(mr_load),
200             .shift_data(mr_shift_data),
201             .shift(mr_shift),
202             .rst(mr_rst));
203     assign mr_clk=clk;
204     assign mr_data_in=multiplier;
205     assign mr_load=cr_load;
206     assign mr_shift_data=mx2_data_out[0];
207     assign mr_shift=cr_shift;
208     assign mr_rst=rst;
209
210
211     // Q instantiation
212     always @(posedge clk)
213     begin
214         if(rst)
215             Q<=1'b0;
216         else if(cr_load)
217             Q<=1'b0;
218         else
219             Q<=mr_data_out[0];
220     end
221
222     // xor gate instantiation
223     xor(x,mr_data_out[0],Q);
224
225     // output declaration
226
227     assign Product={ac_data_out,mr_data_out};
228
229     always @(posedge clk)
230     if(rst)
231         done<= #3 1'b0;
232     else
233         done<= #3 cr_count16done;
234
235     endmodule

```

- Verilog Code for Controller

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module CONTROLLER(load,
7                      loadAC,
8                      rstAC,
9                      shift,
10                     count16set,
11                     count16reset,
12
13                     clk,
14                     start,
15                     rst,
16                     count16done);
17  output reg load,
18          loadAC,
19          rstAC,
20          shift,
21          count16set,
22          count16reset;
23  input  clk,
24         rst,
25         start,
26         count16done;
27  parameter S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
28  reg[1:0] ps,ns;
29  always @(posedge clk)
30  begin
31      if(rst)
32          ps<= #3 S0;
33      else
34          ps<=#3 ns;
35  end
36
37  always @(*)
38  begin
39      case (ps)
40  S0: begin
41          rstAC=1'b1;
42          loadAC=1'b0;
43          load=1'b0;
44          shift=1'b0;
45          count16set=1'b0;
46          count16reset=1'b1;
47          if(start)
48              ns=S1;
49          else
50              ns=S0;
51      end
52  S1: begin
53          rstAC=1'b1;

```

```

54     loadAC=1'b0;
55     load=1'b1;
56     shift=1'b0;
57     count16set=1'b0;
58     count16reset=1'b1;
59
60     ns=S2;
61     end
62 S2: begin
63     rstAC=1'b0;
64     loadAC=1'b1;
65     load=1'b0;
66     shift=1'b1;
67     count16set=1'b1;
68     count16reset=1'b0;
69     if(count16done)
70         ns=S3;
71     else
72         ns=S2;
73     end
74 S3: begin
75     rstAC=1'b0;
76     loadAC=1'b0;
77     load=1'b0;
78     shift=1'b0;
79     count16set=1'b0;
80     count16reset=1'b1;
81     if(start)
82         ns=S1;
83     else
84         ns=S3;
85     end
86 default: begin
87     rstAC=1'b1;
88     loadAC=1'b0;
89     load=1'b0;
90     shift=1'b0;
91     count16set=1'b0;
92     count16reset=1'b1;
93
94     ns=S0;
95     end
96 endcase
97 end
98
99 endmodule
100
101 //`timescale 1ns / 1ps
102 //////////////////////////////////////
103
104 //////////////////////////////////////
105
106

```

```

107 //module CONTROLLER(rstAC,
108 //                    loadAC,
109 //                    load,
110 //                    shift,
111 //                    count16set,
112 //                    count16reset,
113 //                    clk,
114 //                    start,
115 //                    count16done,
116 //                    rst);
117 // output reg rstAC,
118 //         loadAC,
119 //         load,
120 //         shift,
121 //         count16set,
122 //         count16reset;
123 // input  clk,
124 //         start,
125 //         count16done,
126 //         rst;
127 //parameter n=16, // multiplicand width size
128 //         m=16; // mulitplier width size
129 //parameter[1:0] S0=2'b00,S1=2'b01,S2=2'b10,S3=2'b11;
130 //reg[1:0] ps,ns;
131 //always @(posedge clk)
132 //begin
133 // if(rst)
134 //   ps<=2'b00;
135 // else
136 //   ps<=ns;
137 //end
138
139 //always @(*)
140 // case(ns)
141 //S0: begin
142 //   if(start)
143 //     begin
144 //       rstAC=1'b1;
145 //       loadAC=1'b0;
146 //       load=1'b1;
147 //       shift=1'b0;
148 //       count16set=1'b0;
149 //       count16reset=1'b1;
150 //     end
151 //   else
152 //     begin
153 //       rstAC=1'b1;
154 //       loadAC=1'b0;
155 //       load=1'b0;
156 //       shift=1'b0;
157 //       count16set=1'b0;
158 //       count16reset=1'b1;
159 //     end

```

```
160 //    end
161 //S1: begin
162 //    rstAC=1'b0;
163 //    loadAC=1'b1;
164 //    load=1'b0;
165 //    shift=1'b1;
166 //    count16set=1'b1;
167 //    count16reset=1'b0;
168 //    end
169 //S2: begin
170 //    if(count16done)
171 //    begin
172 //    rstAC=1'b0;
173 //    loadAC=1'b0;
174 //    load=1'b0;
175 //    shift=1'b0;
176 //    count16set=1'b0;
177 //    count16reset=1'b0;
178 //    end
179 //    else
180 //    begin
181 //    rstAC=1'b0;
182 //    loadAC=1'b1;
183 //    load=1'b0;
184 //    shift=1'b1;
185 //    count16set=1'b1;
186 //    count16reset=1'b0;
187 //    end
188 //    end
189 //S3: begin
190 //    if(start)
191 //    begin
192 //    rstAC=1'b1;
193 //    loadAC=1'b0;
194 //    load=1'b1;
195 //    shift=1'b0;
196 //    count16set=1'b0;
197 //    count16reset=1'b1;
198 //    end
199 //    else
200 //    begin
201 //    rstAC=1'b0;
202 //    loadAC=1'b0;
203 //    load=1'b0;
204 //    shift=1'b0;
205 //    count16set=1'b0;
206 //    count16reset=1'b0;
207 //    end
208 //    end
209 //default: begin
210 //    rstAC=1'b1;
211 //    loadAC=1'b0;
212 //    load=1'b0;
```

```

213 //      shift=1'b0;
214 //      count16set=1'b0;
215 //      count16reset=1'b1;
216 //      end
217 // endcase
218
219 // always @(*)
220 //if(rst)
221 //  ns=S0;
222 //else
223 //  case(ps)
224 //S0: begin
225 //    if(start)
226 //      ns=S1;
227 //    else
228 //      ns=S0;
229 //    end
230 //S1: begin
231 //    ns=S2;
232 //    end
233 //S2: begin
234 //    if(count16done)
235 //      ns=S3;
236 //    else
237 //      ns=S2;
238 //    end
239 //S3: begin
240 //    if(start)
241 //      ns=S1;
242 //    else
243 //      ns=S3;
244 //    end
245 //default: begin
246 //      ns=S0;
247 //    end
248 // endcase
249
250 //endmodule

```

- Verilog code for counter

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3
4  ///////////////////////////////////////////////////////////////////
5
6
7  module COUNTER16(count16done, // one bit output
8                      clk,
9                      count16set, // one bit input
10                     count16reset,
11                     rst);

```

```

12  output    count16done;
13  input    count16set,
14          count16reset,
15          rst,
16          clk;
17
18  reg[3:0] count;
19  wire[3:0] wire_in;
20  wire[4:0] wire_out;
21
22  assign wire_out={1'b0,wire_in}+1;
23  assign wire_in=count;
24  always @(posedge clk)
25  begin
26      if(rst)
27          count<=#3 4'b0000;
28      else if(count16reset)
29          count<=#3 4'b0000;
30      else if(count16set)
31          count<=#3 wire_out[3:0];
32  end
33  // output declaration
34  assign count16done=wire_out[4];
35
36  endmodule

```

- Verilog code for 2's complement ckt

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3
4
5  module COMP2S(data_out,
6              data_in);
7  parameter n=16, // multiplicand width size
8              m=16; // mulitplier width size
9  output[n-1:0] data_out;
10 input[n-1:0] data_in;
11 wire[n:0] comp;
12 assign comp=17'b1000_0000_0000_00000-({data_in[n-1],data_in});
13 assign data_out=comp[n-1:0];
14 endmodule

```

- Paralle in Parallel out 16 Bits Multplicand Register Verilog Code

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////////////////
4
5  module PIPO(data_out,
6              clk,

```



```

7         data_in,
8         load,
9         rst);
10    parameter n=16, // multiplicand width size
11           m=16; // mulitplier width size
12    output reg[n-1:0] data_out;
13    input[n-1:0] data_in;
14    input clk,
15           rst,
16           load;
17
18    always @(posedge clk)
19    begin
20        if(rst)
21            data_out<=16'b0;
22        else if(load)
23            data_out<=data_in;
24        else
25            data_out<=data_out;
26    end
27
28    endmodule

```

- Paralle in Parallel out 16 Bits Accumulator Register Verilog Code

```

1    `timescale 1ns / 1ps
2
3    //////////////////////////////////////
4
5
6    module SPIPO(data_out,
7                clk,
8                data_in,
9                load,
10               rst,
11               Srst);
12    parameter n=16, // multiplicand width size
13           m=16; // mulitplier width size
14    output reg[m-1:0] data_out;
15    input[m-1:0] data_in;
16    input clk,
17           rst,
18           load,
19           Srst;
20    always @(posedge clk)
21    begin
22        if(rst)
23            data_out<=16'b0;
24        else if(Srst)
25            data_out<=16'b0;
26        else if(load)
27            data_out<=data_in;

```

```

28     else
29         data_out<=data_out;
30     end
31 endmodule

```

- 16Bits Mux

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module MUX16BITS(data_out,
7                  data0,
8                  data1,
9                  sel);
10     parameter n=16, // multiplicand width size
11               m=16; // mulitplier width size
12     output[n-1:0] data_out;
13     input[n-1:0] data0,
14            data1;
15     input sel;
16     assign data_out=sel?data1:data0;
17 endmodule

```

- Verilog code for Adder

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3
4  //////////////////////////////////////
5  module ADDER(sum,
6              dataL,
7              dataR);
8     parameter n=16, // multiplicand width size
9               m=16; // mulitplier width size
10
11     output[n:0] sum;
12     input[n-1:0] dataL,
13            dataR;
14     wire[n-1:0] S;
15     assign S=dataL+dataR;
16     assign sum={S[n-1],S};
17 endmodule

```

- 17Bits Mux

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////

```

```

4
5
6 module MUX17BITS(data_out,
7                 data0,
8                 data1,
9                 sel);
10 parameter n=16, // multiplicand width size
11           m=16; // mulitplier width size
12 output[n:0] data_out;
13 input[n:0] data0,
14         data1;
15 input sel;
16 assign data_out=sel?data1:data0;
17 endmodule

```

- Paralle in Parallel out 16 Bits Multiplier Register Verilog Code

```

1 `timescale 1ns / 1ps
2
3 //////////////////////////////////////
4
5
6 module PISO( data_out,
7             clk,
8             data_in,
9             load,
10            shift_data,
11            shift,
12            rst);
13 parameter n=16, // multiplicand width size
14           m=16; // mulitplier width size
15 output reg[m-1:0] data_out;
16 input[m-1:0] data_in;
17 input clk,
18        load,
19        shift_data,
20        shift,
21        rst;
22 always @(posedge clk)
23 begin
24     if(rst)
25         data_out<=16'b0;
26     else if(load)
27         data_out<=data_in;
28     else if(shift)
29         data_out<={shift_data,data_out[m-1:1]};
30     else
31         data_out<=data_out;
32 end
33
34 endmodule

```

- Test Bench

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4
5
6  module tb_DATAPATH;
7  parameter n=16,m=16;
8  wire[n+m-1:0] tb_Product;
9  wire tb_done;
10 reg tb_clk,
11     tb_rst,
12     tb_start;
13 reg[15:0] tb_multiplicand,
14          tb_multiplier;
15 DATAPATH DUT(.Product(tb_Product),
16              .done(tb_done),
17              .clk(tb_clk),
18              .multiplicand(tb_multiplicand),
19              .multiplier(tb_multiplier),
20              .start(tb_start),
21              .rst(tb_rst));
22
23 initial tb_clk=1'b0;
24 always #10 tb_clk=~tb_clk;
25 integer i;
26 initial
27 begin
28   tb_rst=1'b1;
29   #15 tb_rst=1'b0;tb_start=1'b1;
30   $monitor($time,"tb_Product=%b",tb_Product);
31   for(i=1;i<=10;i=i+1)
32   begin
33     tb_start=1'b1;
34     tb_multiplicand=16'b1111_1111_0000_0001;//{$random}%65535;
35     tb_multiplier=16'b1111_0000_0000_0001;//{$random}%1599;
36     #300 tb_multiplicand=16'b1100_1111_0000_0001;//{$random}%65535;
37     tb_multiplier=16'b1111_0000_1100_0001;//{$random}%1599;
38     #100 tb_start=1'b0;
39     #400;
40
41   end
42
43   $finish;
44 end
45 endmodule

```

2.7 Report




Figure 2.6: Behavioural Timing Simulation




Figure 2.7: Post Implementation Timing Simulation




Figure 2.8: Timning Constraints




Figure 2.9: Utilization




Figure 2.10: Power




Figure 2.11: Project Summary

- Maximum frequency calculation

$T_{clk} = 20ns$ Considered in the test bench

$T_{slak} = 7.096ns$ shown in the fig 2.8

Therefore, $T_{min} = T_{clk} - T_{slak}$

$T_{min} = 12.904ns$ // Hence $f_{max} \approx 77MHz$

Latency=17 clock cycle

Bibliography